/* ChibiOS - Copyright (C) 2006..2016 Giovanni Di Sirio Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at http://www.apache.org/licenses/LICENSE-2.0 Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. */ #ifndef MCUCONF_H #define MCUCONF_H /* * SPC560B/Cxx drivers configuration. * The following settings override the default settings present in * the various device driver implementation headers. * Note that the settings for each driver only have effect if the whole * driver is enabled in halconf.h. * * IRQ priorities: * 1...15 Lowest...Highest. * DMA priorities: * 0...15 Highest...Lowest. */ #define SPC560Dxx_MCUCONF /* * HAL driver system settings. */ #define SPC5_NO_INIT FALSE #define SPC5_ALLOW_OVERCLOCK FALSE #define SPC5_DISABLE_WATCHDOG TRUE #define SPC5_FMPLL0_IDF_VALUE 1 #define SPC5_FMPLL0_NDIV_VALUE 48 #define SPC5_FMPLL0_ODF SPC5_FMPLL_ODF_DIV8 #define SPC5_XOSCDIV_VALUE 1 #define SPC5_IRCDIV_VALUE 1 #define SPC5_PERIPHERAL1_CLK_DIV_VALUE 2 #define SPC5_PERIPHERAL2_CLK_DIV_VALUE 2 #define SPC5_PERIPHERAL3_CLK_DIV_VALUE 2 #define SPC5_CLOCK_FAILURE_HOOK() osalSysHalt("clock failure") #define SPC5_EMIOS0_GPRE_VALUE 20 /* * EDMA driver settings. */ #define SPC5_EDMA_CR_SETTING (EDMA_CR_EMLM) #define SPC5_EDMA_GROUP0_PRIORITIES 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 #define SPC5_EDMA_ERROR_IRQ_PRIO 12 #define SPC5_EDMA_ERROR_HANDLER() osalSysHalt("DMA failure") /* * SERIAL driver system settings. */ #define SPC5_SERIAL_USE_LINFLEX0 TRUE #define SPC5_SERIAL_USE_LINFLEX1 FALSE #define SPC5_SERIAL_USE_LINFLEX2 FALSE #define SPC5_SERIAL_LINFLEX0_PRIORITY 8 #define SPC5_SERIAL_LINFLEX1_PRIORITY 8 #define SPC5_SERIAL_LINFLEX2_PRIORITY 8 /* * SPI driver system settings. */ #define SPC5_SPI_USE_DSPI0 FALSE #define SPC5_SPI_USE_DSPI1 FALSE #define SPC5_SPI_DMA_MODE SPC5_SPI_DMA_RX_ONLY #define SPC5_SPI_DSPI0_MCR (0 | SPC5_MCR_PCSIS0 | SPC5_MCR_PCSIS1 | SPC5_MCR_PCSIS2 | SPC5_MCR_PCSIS3 | SPC5_MCR_PCSIS4 | SPC5_MCR_PCSIS5) #define SPC5_SPI_DSPI1_MCR (0 | SPC5_MCR_PCSIS0 | SPC5_MCR_PCSIS1 | SPC5_MCR_PCSIS2 | SPC5_MCR_PCSIS3 | SPC5_MCR_PCSIS4) #define SPC5_SPI_DSPI0_TX1_DMA_CH_ID 4 #define SPC5_SPI_DSPI0_TX2_DMA_CH_ID 5 #define SPC5_SPI_DSPI0_RX_DMA_CH_ID 6 #define SPC5_SPI_DSPI1_TX1_DMA_CH_ID 7 #define SPC5_SPI_DSPI1_TX2_DMA_CH_ID 8 #define SPC5_SPI_DSPI1_RX_DMA_CH_ID 9 #define SPC5_SPI_DSPI0_DMA_IRQ_PRIO 10 #define SPC5_SPI_DSPI1_DMA_IRQ_PRIO 10 #define SPC5_SPI_DSPI0_IRQ_PRIO 10 #define SPC5_SPI_DSPI1_IRQ_PRIO 10 #define SPC5_SPI_DMA_ERROR_HOOK(spip) osalSysHalt("DSPI DMA failure") /* * ICU-PWM driver system settings. */ #define SPC5_ICU_USE_EMIOS0_CH0 FALSE #define SPC5_ICU_USE_EMIOS0_CH1 FALSE #define SPC5_ICU_USE_EMIOS0_CH2 FALSE #define SPC5_ICU_USE_EMIOS0_CH3 FALSE #define SPC5_ICU_USE_EMIOS0_CH4 FALSE #define SPC5_ICU_USE_EMIOS0_CH5 FALSE #define SPC5_ICU_USE_EMIOS0_CH6 FALSE #define SPC5_ICU_USE_EMIOS0_CH7 FALSE #define SPC5_ICU_USE_EMIOS0_CH24 FALSE #define SPC5_PWM_USE_EMIOS0_GROUP0 FALSE #define SPC5_PWM_USE_EMIOS0_GROUP1 FALSE #define SPC5_EMIOS0_GFR_F0F1_PRIORITY 8 #define SPC5_EMIOS0_GFR_F2F3_PRIORITY 8 #define SPC5_EMIOS0_GFR_F4F5_PRIORITY 8 #define SPC5_EMIOS0_GFR_F6F7_PRIORITY 8 #define SPC5_EMIOS0_GFR_F8F9_PRIORITY 8 #define SPC5_EMIOS0_GFR_F10F11_PRIORITY 8 #define SPC5_EMIOS0_GFR_F12F13_PRIORITY 8 #define SPC5_EMIOS0_GFR_F14F15_PRIORITY 8 #define SPC5_EMIOS0_GFR_F16F17_PRIORITY 8 #define SPC5_EMIOS0_GFR_F18F19_PRIORITY 8 #define SPC5_EMIOS0_GFR_F20F21_PRIORITY 8 #define SPC5_EMIOS0_GFR_F22F23_PRIORITY 8 #define SPC5_EMIOS0_GFR_F24F25_PRIORITY 8 #define SPC5_EMIOS0_START_PCTL (SPC5_ME_PCTL_RUN(1) | \ SPC5_ME_PCTL_LP(2)) #define SPC5_EMIOS0_STOP_PCTL (SPC5_ME_PCTL_RUN(0) | \ SPC5_ME_PCTL_LP(0)) /* * CAN driver system settings. */ #define SPC5_CAN_USE_FILTERS FALSE #define SPC5_CAN_USE_FLEXCAN0 FALSE #define SPC5_CAN_FLEXCAN0_USE_EXT_CLK FALSE #define SPC5_CAN_FLEXCAN0_PRIORITY 12 #define SPC5_CAN_FLEXCAN0_START_PCTL (SPC5_ME_PCTL_RUN(1) | \ SPC5_ME_PCTL_LP(2)) #define SPC5_CAN_FLEXCAN0_STOP_PCTL (SPC5_ME_PCTL_RUN(0) | \ SPC5_ME_PCTL_LP(0)) /* * ADC driver system settings. */ #define SPC5_ADC_USE_ADC1 FALSE #define SPC5_ADC_ADC1_CLK_FREQUENCY HALF_PERIPHERAL_SET_CLOCK_FREQUENCY #define SPC5_ADC_ADC1_AUTO_CLOCK_OFF FALSE #define SPC5_ADC_ADC1_WD_PRIORITY 12 #define SPC5_ADC_ADC1_DMA_CH_ID 2 #define SPC5_ADC_ADC1_DMA_IRQ_PRIO 12 #define SPC5_ADC_ADC1_START_PCTL (SPC5_ME_PCTL_RUN(1) | \ SPC5_ME_PCTL_LP(2)) #define SPC5_ADC_ADC1_STOP_PCTL (SPC5_ME_PCTL_RUN(0) | \ SPC5_ME_PCTL_LP(0)) #endif /* MCUCONF_H */ f='#n75'>75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592