index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
frontends
/
verilog
/
verilog_frontend.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add specify parser
Clifford Wolf
2019-04-23
1
-5
/
+2
*
New behavior for front-end handling of whiteboxes
Clifford Wolf
2019-04-20
1
-2
/
+5
*
Add "whitebox" attribute, add "read_verilog -wb"
Clifford Wolf
2019-04-18
1
-0
/
+3
*
Add "read_verilog -noassert -noassume -assert-assumes"
Clifford Wolf
2018-09-24
1
-0
/
+9
*
Remember global declarations and defines accross read_verilog calls
Clifford Wolf
2016-11-15
1
-1
/
+2
*
Added read_verilog -norestrict -assume-asserts
Clifford Wolf
2016-08-26
1
-0
/
+6
*
No tristate warning message for "read_verilog -lib"
Clifford Wolf
2016-07-23
1
-0
/
+3
*
Fixed trailing whitespaces
Clifford Wolf
2015-07-02
1
-2
/
+2
*
Added non-std verilog assume() statement
Clifford Wolf
2015-02-26
1
-0
/
+3
*
Added warning for use of 'z' constants in HDL
Clifford Wolf
2014-11-14
1
-1
/
+1
*
Changed frontend-api from FILE to std::istream
Clifford Wolf
2014-08-23
1
-1
/
+4
*
Moved some stuff to kernel/yosys.{h,cc}, using Yosys:: namespace
Clifford Wolf
2014-07-31
1
-1
/
+5
*
Added read_verilog -sv options, added support for bit, logic,
Clifford Wolf
2014-06-12
1
-0
/
+3
*
Added Verilog support for "`default_nettype none"
Clifford Wolf
generated by
cgit v1.2.3
(
git 2.25.1
) at 2025-05-29 08:41:43 +0000
