diff options
| author | Alan Mishchenko <alanmi@berkeley.edu> | 2007-10-01 08:01:00 -0700 |
|---|---|---|
| committer | Alan Mishchenko <alanmi@berkeley.edu> | 2007-10-01 08:01:00 -0700 |
| commit | 4812c90424dfc40d26725244723887a2d16ddfd9 (patch) | |
| tree | b32ace96e7e2d84d586e09ba605463b6f49c3271 /todo.txt | |
| parent | e54d9691616b9a0326e2fdb3156bb4eeb8abfcd7 (diff) | |
| download | abc-4812c90424dfc40d26725244723887a2d16ddfd9.tar.gz abc-4812c90424dfc40d26725244723887a2d16ddfd9.tar.bz2 abc-4812c90424dfc40d26725244723887a2d16ddfd9.zip | |
Version abc71001
Diffstat (limited to 'todo.txt')
| -rw-r--r-- | todo.txt | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/todo.txt b/todo.txt new file mode 100644 index 00000000..3ab59b8c --- /dev/null +++ b/todo.txt @@ -0,0 +1,26 @@ +- required time support +- printing ABC version/platform in the output files +- fix gcc compiler warnings +- port "mfs" from MVSIS +- improve AIG rewriting package +- unify functional representation of local functions +- additional rewriting options for delay optimization +- experiment with yield-aware standard-cell mapping +- improving area recovery in integrated sequential synthesis +- high-effort logic synthesis for hard miters (cofactoring, Boolean division) +- mapping into MV cells +- SAT solver with linear constraints +- specialized synthesis for EXORs and large MUXes +- sequential AIG rewriting initial state computation +- placement-aware mapping +- sequential equivalence checking +- parser for Verilog netlists +- hierarchy manager (hierarchical BLIF/BLIF-MV parser) + +- required time based on all cuts +- comparing tts of differently derived the same cut +- area flow based AIG rewriting +- cut frontier adjustment + + + |