summaryrefslogtreecommitdiffstats
path: root/src/base/main/mainInt.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/base/main/mainInt.h')
-rw-r--r--src/base/main/mainInt.h9
1 files changed, 5 insertions, 4 deletions
diff --git a/src/base/main/mainInt.h b/src/base/main/mainInt.h
index 979d376c..2eca004e 100644
--- a/src/base/main/mainInt.h
+++ b/src/base/main/mainInt.h
@@ -90,10 +90,11 @@ struct Abc_Frame_t_
void * pLibVer; // the current Verilog library
// new code
- Gia_Man_t * pGia;
- Gia_Man_t * pGia2;
- Abc_Cex_t * pCex;
- Vec_Ptr_t * vCexVec;
+ Gia_Man_t * pGia; // alternative current network as a light-weight AIG
+ Gia_Man_t * pGia2; // copy of the above
+ Abc_Cex_t * pCex; // a counter-example to fail the current network
+ Vec_Ptr_t * vCexVec; // a vector of counter-examples if more than one PO fails
+ Vec_Ptr_t * vPoEquivs; // equivalence classes of isomorphic primary outputs
void * pSave1;
void * pSave2;