index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
aig
/
cec
/
cecSeq.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Undoing previous change in 'resim' (do not initialize flops using their value...
Alan Mishchenko
2011-08-01
1
-2
/
+12
*
Added generation of counter-examples to induction in 'ind'.
Alan Mishchenko
2011-07-30
1
-4
/
+3
*
Updating testcext to ignore the diff in register count and other things.
Alan Mishchenko
2011-05-01
1
-2
/
+2
*
Removing useless printout in &resim.
Alan Mishchenko
2011-03-02
1
-1
/
+1
*
Implemented additional filtering of equivalences (&srm -sf).
Alan Mishchenko
2011-02-21
1
-1
/
+1
*
Changes to support sequential verification with reduction without speculation.
Alan Mishchenko
2011-02-19
1
-1
/
+1
*
Unified the use of counter-examples in three packages.
Alan Mishchenko
2011-02-13
1
-2
/
+2
*
initial commit of public abc
Alan Mishchenko
2010-11-01
1
-33
/
+38
*
Version abc90804
Alan Mishchenko
2015-06-22
1
-20
/
+128
*
Version abc90410
Alan Mishchenko
2009-04-10
1
-1
/
+1
*
Version abc90408
Alan Mishchenko
2009-04-08
1
-8
/
+8
*
Version abc90405
Alan Mishchenko
2009-04-05
1
-1
/
+1
*
Version abc90329
Alan Mishchenko
2009-03-29
1
-10
/
+22
*
Version abc90313
Alan Mishchenko
2009-03-13
1
-1
/
+1
*
Version abc90311
Alan Mishchenko
2009-03-11
1
-0
/
+314