Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Compiler warnings. | Alan Mishchenko | 2022-09-19 | 1 | -0/+3 |
| | |||||
* | Compiler warnings. | Alan Mishchenko | 2022-09-19 | 1 | -1/+4 |
| | |||||
* | Various changes. | Alan Mishchenko | 2022-07-30 | 1 | -0/+4 |
| | |||||
* | Experiments with word-level data structures. | Alan Mishchenko | 2022-04-04 | 1 | -0/+2 |
| | |||||
* | Adding new command &icec. | Alan Mishchenko | 2021-12-17 | 1 | -0/+1 |
| | |||||
* | Various changes. | Alan Mishchenko | 2021-10-22 | 1 | -0/+7 |
| | |||||
* | Experiments with pattern generation. | Alan Mishchenko | 2021-10-10 | 1 | -0/+2 |
| | |||||
* | Various changes. | Alan Mishchenko | 2021-10-06 | 1 | -0/+1 |
| | |||||
* | Various changes. | Alan Mishchenko | 2021-09-30 | 1 | -0/+6 |
| | |||||
* | Improving MiniAIG and name manager. | Alan Mishchenko | 2021-09-16 | 1 | -1/+1 |
| | |||||
* | Various changes. | Alan Mishchenko | 2021-09-14 | 1 | -1/+9 |
| | |||||
* | Various changes. | Alan Mishchenko | 2021-09-02 | 1 | -0/+8 |
| | |||||
* | Improving AIG to Verilog converter. | Alan Mishchenko | 2021-08-17 | 1 | -1/+1 |
| | |||||
* | Adding node ordering options to command &dfs. | Alan Mishchenko | 2021-08-05 | 1 | -1/+1 |
| | |||||
* | Experiments with simulation. | Alan Mishchenko | 2020-12-30 | 1 | -0/+1 |
| | |||||
* | Adding switch to replace proved outputs by const0. | Alan Mishchenko | 2020-12-16 | 1 | -1/+1 |
| | |||||
* | Experiments with MFFC computation. | Alan Mishchenko | 2020-11-15 | 1 | -0/+2 |
| | |||||
* | Improvements to the SAT sweeper. | Alan Mishchenko | 2020-11-14 | 1 | -0/+1 |
| | |||||
* | Experiments with SAT sweeping. | Alan Mishchenko | 2020-11-09 | 1 | -1/+3 |
| | |||||
* | Experimental cost function in technology mapping. | Alan Mishchenko | 2020-11-01 | 1 | -0/+1 |
| | |||||
* | Experiment with structural similarity. | Alan Mishchenko | 2020-07-16 | 1 | -0/+3 |
| | |||||
* | Experimental resubstitution. | Alan Mishchenko | 2020-05-15 | 1 | -2/+2 |
| | |||||
* | Compiler warnings and errors. | Alan Mishchenko | 2020-05-03 | 1 | -0/+3 |
| | |||||
* | Experimental resubstitution. | Alan Mishchenko | 2020-05-03 | 1 | -0/+1 |
| | |||||
* | Experiments with simulation-based engines. | Alan Mishchenko | 2020-03-22 | 1 | -0/+2 |
| | |||||
* | Various changes. | Alan Mishchenko | 2020-03-21 | 1 | -1/+2 |
| | |||||
* | Various changes. | Alan Mishchenko | 2020-03-18 | 1 | -1/+1 |
| | |||||
* | Ongoing changes to the simulator. | Alan Mishchenko | 2020-03-09 | 1 | -8/+2 |
| | |||||
* | Updating and extending simulation data structures. | Alan Mishchenko | 2020-03-05 | 1 | -5/+4 |
| | |||||
* | Adding commands to generate data for experiments. | Alan Mishchenko | 2020-02-23 | 1 | -0/+8 |
| | |||||
* | Making &gla iterate over property outputs. | Alan Mishchenko | 2019-12-11 | 1 | -0/+1 |
| | |||||
* | Changes to several APIs. | Alan Mishchenko | 2019-11-03 | 1 | -0/+2 |
| | |||||
* | Experiments with simulation. | Alan Mishchenko | 2019-10-27 | 1 | -1/+3 |
| | |||||
* | Adding miter construction with one bit-level output for each pair of ↵ | Alan Mishchenko | 2019-04-14 | 1 | -0/+1 |
| | | | | word-level outputs. | ||||
* | Fixing several other type conversion warnings. | Alan Mishchenko | 2019-03-05 | 1 | -24/+24 |
| | |||||
* | Fixing some warnings with -Wconversion. | Alan Mishchenko | 2019-03-05 | 1 | -1/+1 |
| | |||||
* | Adding switch -x to &ps to disable color printout. | Alan Mishchenko | 2019-02-12 | 1 | -0/+1 |
| | |||||
* | Exploring other ways of CEX writing. | Alan Mishchenko | 2019-01-21 | 1 | -1/+1 |
| | |||||
* | Adding one API of GIA manager. | Alan Mishchenko | 2019-01-12 | 1 | -0/+18 |
| | |||||
* | Adding switch &w -n to modify the comment section of the AIGER file written. | Alan Mishchenko | 2018-11-21 | 1 | -1/+1 |
| | |||||
* | Adding switch &w -p to dump AIG in a Verilog file. | Alan Mishchenko | 2018-04-25 | 1 | -0/+1 |
| | |||||
* | Experiments with LUT mapping. | Alan Mishchenko | 2018-02-10 | 1 | -0/+1 |
| | |||||
* | Experiments with SAT-based simulation. | Alan Mishchenko | 2018-01-25 | 1 | -1/+2 |
| | |||||
* | Experiments with SAT-based simulation. | Alan Mishchenko | 2018-01-23 | 1 | -0/+10 |
| | |||||
* | Experiments with AIG-based simulation. | Alan Mishchenko | 2017-12-05 | 1 | -2/+14 |
| | |||||
* | Portability changes for gcc-6 suggested by Clifford. | Alan Mishchenko | 2017-12-02 | 1 | -6/+4 |
| | |||||
* | Improvements to AIG-based quantification. | Alan Mishchenko | 2017-11-26 | 1 | -1/+8 |
| | |||||
* | Extracting CSAT interface and several cleanups. | Alan Mishchenko | 2017-11-13 | 1 | -0/+5 |
| | |||||
* | Changes to make GIA structural hashing use a dedicated array instead of ↵ | Alan Mishchenko | 2017-11-13 | 1 | -3/+4 |
| | | | | pObj->Value. | ||||
* | Improvements to quantification. | Alan Mishchenko | 2017-11-13 | 1 | -0/+11 |
| |