summaryrefslogtreecommitdiffstats
path: root/src/aig/gia/giaIf.c
Commit message (Expand)AuthorAgeFilesLines
* Improved algo for edge computation.Alan Mishchenko2016-04-241-2/+5
* Improved algo for edge computation.Alan Mishchenko2016-04-221-2/+5
* Supporting edge information during mapping.Alan Mishchenko2016-04-111-1/+2
* Adding AIG rehashing after LUT mapping in Gia.Alan Mishchenko2016-04-071-1/+56
* Windowing for technology mapping.Alan Mishchenko2016-03-301-5/+5
* Windowing for technology mapping.Alan Mishchenko2016-03-291-0/+24
* Adding support for flop init-states in extended AIG.Alan Mishchenko2015-10-041-0/+1
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-301-2/+6
* Small changes to enable collecting results using &ps -D file.Alan Mishchenko2015-07-091-7/+14
* Temp change in the AIG reader and minor tuning.Alan Mishchenko2015-07-081-0/+2
* C++ compiler typecast problem.Alan Mishchenko2015-07-081-1/+1
* Copying prog cell data.Alan Mishchenko2015-05-211-0/+5
* Making sure the names are transfered when &get -n is used.Alan Mishchenko2015-04-041-0/+5
* Properly copying and saving the timing info in &get and &put.Alan Mishchenko2015-04-041-0/+2
* Enable arrival/required times in &nf.Alan Mishchenko2015-03-151-0/+5
* Compiler warnings.Alan Mishchenko2015-03-081-3/+3
* Support for representing programmable cell configuration data.Alan Mishchenko2015-03-081-29/+78
* Exprimental features in tech-mapping.Alan Mishchenko2014-12-211-110/+142
* Exprimental features in tech-mapping.Alan Mishchenko2014-12-211-1/+40
* Adding new mapping feature.Alan Mishchenko2014-12-111-1/+7
* Integrating barrier buffers.Alan Mishchenko2014-12-111-2/+15
* Changes to history recording and other small things.Alan Mishchenko2014-11-301-3/+13
* Improvements to handling boxes and flops.Alan Mishchenko2014-11-241-3/+4
* MUX decomposition during mapping.Alan Mishchenko2014-10-131-5/+19
* MUX decomposition during mapping.Alan Mishchenko2014-10-121-8/+15
* MUX decomposition during mapping.Alan Mishchenko2014-10-121-7/+10
* MUX decomposition during mapping.Alan Mishchenko2014-10-111-25/+121
* Deriving network in terms of programmable cells.Alan Mishchenko2014-10-111-5/+12
* Compiler warnings.Alan Mishchenko2014-10-081-1/+1
* Detection of threshold functions.Alan Mishchenko2014-10-081-9/+11
* Deriving cell mapping with &if -kz.Alan Mishchenko2014-10-041-8/+60
* Deriving AIG after cell mapping.Alan Mishchenko2014-10-031-0/+29
* Bug fix in transferring timing info.Alan Mishchenko2014-09-091-1/+1
* Improvements to DSD balancing.Alan Mishchenko2014-08-271-5/+5
* Adding commands to save/load best network.Alan Mishchenko2014-08-261-2/+56
* Improvements to the timing manager.Alan Mishchenko2014-08-251-5/+1
* Improving GIA interfaces for some procedures.Alan Mishchenko2014-08-251-42/+58
* Correcting incorrect handling of timing in several &-commands.Alan Mishchenko2014-08-251-3/+6
* Propagating timing support to the new synthesis/mapping commands.Alan Mishchenko2014-08-201-19/+9
* Adding delay optimization to synthesis script &syn2.Alan Mishchenko2014-08-081-0/+32
* Adding new command &sopb for resource-aware SOP balancing.Alan Mishchenko2014-07-211-0/+26
* Updates and changes to several packages.Alan Mishchenko2014-07-201-9/+12
* Small changes in several packages.Alan Mishchenko2014-07-181-1/+1
* Small changes in several packages.Alan Mishchenko2014-07-171-2/+3
* Small changes in several packages.Alan Mishchenko2014-07-171-1/+52
* Experiment with SOP balancing.Alan Mishchenko2014-07-021-1/+20
* Improvements to representation of choices.Alan Mishchenko2014-07-011-4/+4
* Adding a feature to collapse hierarhical AIGs.Alan Mishchenko2014-06-051-1/+6
* Correcting switching activity computation.Alan Mishchenko2014-06-051-9/+1
* Added optimization for average rather than maximum delay.Alan Mishchenko2014-04-191-4/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-05 01:57:19 +0000