summaryrefslogtreecommitdiffstats
path: root/src/aig
Commit message (Expand)AuthorAgeFilesLines
* Deriving AIG after cell mapping.Alan Mishchenko2014-10-031-0/+29
* Adding options to &flow.Alan Mishchenko2014-09-291-8/+10
* Adding options to &flow2.Alan Mishchenko2014-09-291-4/+4
* Adding options to &flow2.Alan Mishchenko2014-09-291-5/+5
* Adding options to &flow.Alan Mishchenko2014-09-291-17/+17
* Adding out-of-bounds checks to AIGER readers.Alan Mishchenko2014-09-281-1/+1
* Adding features to CNF generation.Alan Mishchenko2014-09-281-2/+2
* Added switch -t to &flow2.Alan Mishchenko2014-09-241-5/+5
* Extending &cec to take a single-output miter (usage of switch -d has changed!).Alan Mishchenko2014-09-232-0/+26
* Adding switch to enable SOP balancing in '&flow2'.Alan Mishchenko2014-09-211-10/+21
* Tuning the flow scripts.Alan Mishchenko2014-09-201-1/+1
* Tuning the flow scripts.Alan Mishchenko2014-09-201-5/+69
* Tuning the flow scripts.Alan Mishchenko2014-09-201-124/+173
* Concurrency for Boolean matching.Alan Mishchenko2014-09-181-2/+10
* Spurious assertion.Alan Mishchenko2014-09-171-1/+1
* New choice computation.Alan Mishchenko2014-09-161-3/+123
* Code restructuring.Alan Mishchenko2014-09-165-316/+373
* Updating timing info during normalization.Alan Mishchenko2014-09-101-1/+1
* Updating timing info during normalization.Alan Mishchenko2014-09-101-1/+3
* Bug fix in transferring timing info.Alan Mishchenko2014-09-091-1/+1
* Tuning LUT mapping flow.Alan Mishchenko2014-08-281-1/+4
* Tuning LUT mapping flow.Alan Mishchenko2014-08-271-3/+5
* Tuning LUT mapping flow.Alan Mishchenko2014-08-271-0/+119
* Improvements to DSD balancing.Alan Mishchenko2014-08-272-6/+6
* Adding commands to save/load best network.Alan Mishchenko2014-08-264-2/+176
* Improvements to the timing manager.Alan Mishchenko2014-08-252-7/+5
* Improving GIA interfaces for some procedures.Alan Mishchenko2014-08-257-53/+69
* Correcting incorrect handling of timing in several &-commands.Alan Mishchenko2014-08-255-43/+55
* Improving print-out of 'dsd -p'.Alan Mishchenko2014-08-221-0/+35
* Propagating timing support to the new synthesis/mapping commands.Alan Mishchenko2014-08-206-32/+25
* Extended command &cone to extract timing critical cones.Alan Mishchenko2014-08-192-26/+90
* Changing default CNF generation in &bmc.Alan Mishchenko2014-08-181-0/+6
* Added DSD-based collapsing &dsd.Alan Mishchenko2014-08-161-1/+1
* Added DSD-based collapsing &dsd.Alan Mishchenko2014-08-161-2/+3
* Added DSD-based collapsing &dsd.Alan Mishchenko2014-08-161-0/+1
* Added DSD-based collapsing &dsd.Alan Mishchenko2014-08-162-4/+381
* Increasing the size of pre-allocated memory in &syn2.Alan Mishchenko2014-08-111-1/+1
* Adding delay optimization to synthesis script &syn2.Alan Mishchenko2014-08-083-4/+84
* Enabling cofactoring in the mapper.Alan Mishchenko2014-08-061-0/+1
* Compiler warnings.Alan Mishchenko2014-08-042-10/+12
* Compiler warnings.Alan Mishchenko2014-08-021-1/+1
* Profiling code for SOP/DSD/LMS balancing.Alan Mishchenko2014-08-021-0/+308
* Adding support for standard-cell mapping.Alan Mishchenko2014-07-282-10/+28
* Generating abstraction of standard cell library.Alan Mishchenko2014-07-262-0/+59
* Generating abstraction of standard cell library.Alan Mishchenko2014-07-251-0/+4
* Small changes.Alan Mishchenko2014-07-211-29/+34
* Adding new command &sopb for resource-aware SOP balancing.Alan Mishchenko2014-07-214-1/+263
* Updates and changes to several packages.Alan Mishchenko2014-07-207-18/+31
* Small changes in several packages.Alan Mishchenko2014-07-181-1/+1
* Small changes in several packages.Alan Mishchenko2014-07-171-2/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-04 22:06:26 +0000