index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
aig
Commit message (
Expand
)
Author
Age
Files
Lines
...
*
Bug fix in &demiter.
Alan Mishchenko
2016-05-16
1
-16
/
+9
*
Factoring out library preprocessing code in &nf and putting it elsewhere.
Alan Mishchenko
2016-05-16
1
-34
/
+25
*
Experiments with CEC for arithmetic circuits.
Alan Mishchenko
2016-05-11
4
-2
/
+9
*
Invalidate packing after mapping is updated.
Alan Mishchenko
2016-05-09
1
-0
/
+1
*
Experiments with CEC for arithmetic circuits.
Alan Mishchenko
2016-05-08
2
-12
/
+225
*
Experiments with CEC for arithmetic circuits.
Alan Mishchenko
2016-05-07
10
-1692
/
+444
*
Update to &show to show AIGs with XORs and MUXes (derived by &st -m).
Alan Mishchenko
2016-05-04
1
-0
/
+1
*
Update to &show to show AIGs with XORs and MUXes (derived by &st -m).
Alan Mishchenko
2016-05-04
1
-2
/
+28
*
Updating GIG parser.
Alan Mishchenko
2016-05-01
1
-180
/
+384
*
Fanout restriction in &edge.
Alan Mishchenko
2016-04-30
1
-11
/
+33
*
Experiments with arithmetic circuits.
Alan Mishchenko
2016-04-28
2
-0
/
+290
*
Adding option to rehash AIG after mapping.
Alan Mishchenko
2016-04-27
10
-18
/
+16
*
Extending &satlut to work for 6-LUTs.
Alan Mishchenko
2016-04-27
1
-4
/
+11
*
Using seed assignment of edges in &edge.
Alan Mishchenko
2016-04-27
3
-2
/
+17
*
Improved algo for edge computation.
Alan Mishchenko
2016-04-24
1
-1
/
+1
*
Improved algo for edge computation.
Alan Mishchenko
2016-04-24
2
-7
/
+90
*
Improved algo for edge computation.
Alan Mishchenko
2016-04-23
1
-48
/
+58
*
Improved algo for edge computation.
Alan Mishchenko
2016-04-22
6
-7
/
+430
*
Experimental algorithm for edge optimization.
Alan Mishchenko
2016-04-13
4
-1
/
+360
*
Added Exorcism package, reading ESOP (read_pla -x file.esop) and deriving AIG...
Alan Mishchenko
2016-04-11
1
-10
/
+45
*
Supporting edge information during mapping.
Alan Mishchenko
2016-04-11
7
-43
/
+57
*
Command &esop to convert AIG into ESOP.
Alan Mishchenko
2016-04-09
2
-0
/
+507
*
Adding hashing of windows in &satlut.
Alan Mishchenko
2016-04-07
1
-3
/
+19
*
Adding AIG rehashing after LUT mapping in Gia.
Alan Mishchenko
2016-04-07
4
-6
/
+69
*
Supporting edges in delay-optimization in &satlut.
Alan Mishchenko
2016-04-07
1
-17
/
+44
*
Supporting edges in delay-optimization in &satlut.
Alan Mishchenko
2016-04-07
4
-20
/
+231
*
Supporting edges in delay-optimization in &satlut.
Alan Mishchenko
2016-04-07
6
-145
/
+501
*
Supporting edge information during mapping.
Alan Mishchenko
2016-04-06
5
-0
/
+295
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-04
3
-110
/
+207
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-04
1
-150
/
+249
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-04
3
-18
/
+97
*
Improvements to delay-optimization in &satlut.
Alan Mishchenko
2016-04-03
2
-79
/
+303
*
Enabling native Gia visualization in &show.
Alan Mishchenko
2016-04-03
3
-2
/
+376
*
Windowing for technology mapping.
Alan Mishchenko
2016-03-30
7
-183
/
+450
*
Windowing for technology mapping.
Alan Mishchenko
2016-03-29
5
-13
/
+432
*
Procedure to check inductive invariant for Gia package.
Alan Mishchenko
2016-03-21
1
-0
/
+61
*
Adding support for a different bit-blasting of a multiplier and squarer.
Alan Mishchenko
2016-02-13
3
-1
/
+572
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-02-08
2
-94
/
+175
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-02-07
3
-0
/
+631
*
New command to dump LUT network.
Alan Mishchenko
2016-01-16
3
-0
/
+135
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-01-14
1
-50
/
+83
*
Experiments with SAT-based mapping.
Alan Mishchenko
2016-01-10
1
-0
/
+155
*
Consolidating timing manager Scl_Con_t and propagating changes.
Alan Mishchenko
2016-01-07
1
-10
/
+8
*
Adding switch &miter -x for XORs outputs of two word-level POs.
Alan Mishchenko
2016-01-06
2
-0
/
+32
*
Fixing last-minute bug fix in &nf.
Alan Mishchenko
2016-01-05
1
-2
/
+2
*
Buf fix in floating time reporting.
Alan Mishchenko
2016-01-05
1
-20
/
+21
*
Fix in &nf for the case when PO can be driven by an inverter.
Alan Mishchenko
2016-01-05
1
-0
/
+5
*
Fix in &nf for the case when PO can be driven by an inverter.
Alan Mishchenko
2016-01-05
1
-0
/
+30
*
Migrating to using 32-bit timing representation in &nf.
Alan Mishchenko
2016-01-05
1
-151
/
+148
*
Migrating back to using 'float' in area-flow computation in &nf.
Alan Mishchenko
2016-01-05
2
-69
/
+76
[prev]
[next]