summaryrefslogtreecommitdiffstats
path: root/src/aig
Commit message (Expand)AuthorAgeFilesLines
...
* Invalidate packing after mapping is updated.Alan Mishchenko2016-05-091-0/+1
* Experiments with CEC for arithmetic circuits.Alan Mishchenko2016-05-082-12/+225
* Experiments with CEC for arithmetic circuits.Alan Mishchenko2016-05-0710-1692/+444
* Update to &show to show AIGs with XORs and MUXes (derived by &st -m).Alan Mishchenko2016-05-041-0/+1
* Update to &show to show AIGs with XORs and MUXes (derived by &st -m).Alan Mishchenko2016-05-041-2/+28
* Updating GIG parser.Alan Mishchenko2016-05-011-180/+384
* Fanout restriction in &edge.Alan Mishchenko2016-04-301-11/+33
* Experiments with arithmetic circuits.Alan Mishchenko2016-04-282-0/+290
* Adding option to rehash AIG after mapping.Alan Mishchenko2016-04-2710-18/+16
* Extending &satlut to work for 6-LUTs.Alan Mishchenko2016-04-271-4/+11
* Using seed assignment of edges in &edge.Alan Mishchenko2016-04-273-2/+17
* Improved algo for edge computation.Alan Mishchenko2016-04-241-1/+1
* Improved algo for edge computation.Alan Mishchenko2016-04-242-7/+90
* Improved algo for edge computation.Alan Mishchenko2016-04-231-48/+58
* Improved algo for edge computation.Alan Mishchenko2016-04-226-7/+430
* Experimental algorithm for edge optimization.Alan Mishchenko2016-04-134-1/+360
* Added Exorcism package, reading ESOP (read_pla -x file.esop) and deriving AIG...Alan Mishchenko2016-04-111-10/+45
* Supporting edge information during mapping.Alan Mishchenko2016-04-117-43/+57
* Command &esop to convert AIG into ESOP.Alan Mishchenko2016-04-092-0/+507
* Adding hashing of windows in &satlut.Alan Mishchenko2016-04-071-3/+19
* Adding AIG rehashing after LUT mapping in Gia.Alan Mishchenko2016-04-074-6/+69
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-071-17/+44
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-074-20/+231
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-076-145/+501
* Supporting edge information during mapping.Alan Mishchenko2016-04-065-0/+295
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-043-110/+207
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-041-150/+249
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-043-18/+97
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-032-79/+303
* Enabling native Gia visualization in &show.Alan Mishchenko2016-04-033-2/+376
* Windowing for technology mapping.Alan Mishchenko2016-03-307-183/+450
* Windowing for technology mapping.Alan Mishchenko2016-03-295-13/+432
* Procedure to check inductive invariant for Gia package.Alan Mishchenko2016-03-211-0/+61
* Adding support for a different bit-blasting of a multiplier and squarer.Alan Mishchenko2016-02-133-1/+572
* Experiments with SAT-based mapping.Alan Mishchenko2016-02-082-94/+175
* Experiments with SAT-based mapping.Alan Mishchenko2016-02-073-0/+631
* New command to dump LUT network.Alan Mishchenko2016-01-163-0/+135
* Experiments with SAT-based mapping.Alan Mishchenko2016-01-141-50/+83
* Experiments with SAT-based mapping.Alan Mishchenko2016-01-101-0/+155
* Consolidating timing manager Scl_Con_t and propagating changes.Alan Mishchenko2016-01-071-10/+8
* Adding switch &miter -x for XORs outputs of two word-level POs.Alan Mishchenko2016-01-062-0/+32
* Fixing last-minute bug fix in &nf.Alan Mishchenko2016-01-051-2/+2
* Buf fix in floating time reporting.Alan Mishchenko2016-01-051-20/+21
* Fix in &nf for the case when PO can be driven by an inverter.Alan Mishchenko2016-01-051-0/+5
* Fix in &nf for the case when PO can be driven by an inverter.Alan Mishchenko2016-01-051-0/+30
* Migrating to using 32-bit timing representation in &nf.Alan Mishchenko2016-01-051-151/+148
* Migrating back to using 'float' in area-flow computation in &nf.Alan Mishchenko2016-01-052-69/+76
* g++ compiler warnings.Alan Mishchenko2015-11-082-3/+2
* Improvements to 'satclp' (unfinished).Alan Mishchenko2015-11-061-0/+2
* silence clang errors when compiling as C++Baruch Sterin2015-11-051-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 09:15:18 +0000