summaryrefslogtreecommitdiffstats
path: root/src/base/abci/abc.c
Commit message (Expand)AuthorAgeFilesLines
...
* Adding logfile dump to print_status.Alan Mishchenko2019-11-251-7/+44
* Experiments with truth tables.Alan Mishchenko2019-11-191-0/+49
* Changes to several APIs.Alan Mishchenko2019-11-031-20/+50
* Experiments with simulation.Alan Mishchenko2019-10-271-1/+49
* Adding switch -o to 'map' and '&put' to control gate duplication.Alan Mishchenko2019-10-261-12/+23
* Several corner-case bug fixes in scorr with constraints.Alan Mishchenko2019-10-021-0/+8
* Adding switch to &if to consider special type of 6-input cuts.Alan Mishchenko2019-09-261-3/+4
* Making &mfs work with boxes larger than 6 inputs. Adding option &if -w to pri...Alan Mishchenko2019-09-191-3/+9
* Adding option 'gen -b' to generate signed Booth multipliers.Alan Mishchenko2019-09-191-6/+15
* Several suggested bug-fixes.Alan Mishchenko2019-09-131-1/+1
* Upgrading reparametrization to perform (non-range-equivalent) removal of logic.Alan Mishchenko2019-09-041-3/+85
* Adding new switch to &genqfb to use output as an enable in the miter.Alan Mishchenko2019-07-301-5/+10
* Representing formula used in &fftest as a BLIF file.Alan Mishchenko2019-07-181-17/+43
* Adding switch '-F <filename>' to &fftest.Alan Mishchenko2019-07-161-5/+40
* Adding command &permute.Alan Mishchenko2019-07-021-0/+49
* Making 'dsec' return verification status.Alan Mishchenko2019-06-211-1/+1
* Adding verbosity flag to command 'symfun'.Alan Mishchenko2019-06-201-3/+3
* Updating command 'symfun' to generate symmetric functions and their NPN classes.Alan Mishchenko2019-05-301-25/+53
* Adding support for user-specified wire delays in &if.Alan Mishchenko2019-05-291-0/+16
* Adding command 'symfun' to generate truth table of a symmetric function.Alan Mishchenko2019-05-251-0/+75
* Adding command &print_truth to print truth tables for primary outputs.Alan Mishchenko2019-05-251-0/+89
* Changes to the interface of &cfs.Alan Mishchenko2019-05-211-4/+4
* Changes to the interface of &cfs.Alan Mishchenko2019-05-151-4/+17
* Merge branch 'master' of https://github.com/berkeley-abc/abcAlan Mishchenko2019-05-111-1/+1
|\
| * Fix a memset that doesn't zero enough bytes.Jerry James2019-05-081-1/+1
* | Fixing recent change to 'print_stats'.Alan Mishchenko2019-05-111-0/+1
|/
* Adding the possibility to specify file name in 'pdr'.Alan Mishchenko2019-04-221-2/+12
* Adding switch &st -s for MUX restructring.Alan Mishchenko2019-04-211-1/+2
* Adding switch &st -s for MUX restructring.Alan Mishchenko2019-04-211-2/+15
* Adding switch &dch -e to reduce equivalences.Alan Mishchenko2019-04-171-4/+18
* Enabling dumping of the library of minimum circuits.Alan Mishchenko2019-04-171-5/+19
* Adding new command handler for experimental procedures.Alan Mishchenko2019-04-171-0/+47
* Adding clock enable extraction as command &put -e.Alan Mishchenko2019-04-141-11/+14
* Decoupling identical flop-input names in &put.Alan Mishchenko2019-04-101-2/+10
* Extending generic simulation APIs.Alan Mishchenko2019-04-091-4/+9
* Extending simulation interface.Alan Mishchenko2019-03-281-4/+9
* Adding support for logging in command &gla.Alan Mishchenko2019-03-271-5/+18
* Adding new command line args.Alan Mishchenko2019-03-181-0/+3
* Adding new command line args.Alan Mishchenko2019-03-131-4/+6
* Adding logfile support to several commands.Alan Mishchenko2019-03-121-6/+53
* Updated NPN classification code.Alan Mishchenko2019-03-081-4/+4
* Updated functional enumation code.Alan Mishchenko2019-03-081-7/+10
* Updating canonical form computation procedures.Alan Mishchenko2019-03-051-0/+3
* Adding switch -x to &ps to disable color printout.Alan Mishchenko2019-02-121-4/+9
* Adding new switch to simulation.Alan Mishchenko2019-01-291-21/+26
* Adding new switch to simulation.Alan Mishchenko2019-01-291-4/+17
* Exploring other ways of CEX writing.Alan Mishchenko2019-01-211-1/+1
* Changing default parameter values in the AIG generation code.Alan Mishchenko2019-01-181-11/+37
* Procedures to generate constant-argument multipliers.Alan Mishchenko2019-01-151-2/+7
* Procedure to trasnsform counter-examples.Alan Mishchenko2019-01-151-2/+2