summaryrefslogtreecommitdiffstats
path: root/src/base/abci/abcIf.c
Commit message (Expand)AuthorAgeFilesLines
* Handling constant and buffer cut in exact synthesis.Alan Mishchenko2016-08-051-1/+1
* Infrastructure for using the results of exact SAT-based synthesis during mapp...Alan Mishchenko2016-07-291-1/+3
* Infrastructure for using the results of exact SAT-based synthesis during mapp...Alan Mishchenko2016-07-291-5/+13
* Changes to be able to compile ABC without CUDD.Alan Mishchenko2015-08-241-0/+4
* Getting default AND-node delay from Genlib library.Alan Mishchenko2015-04-061-1/+12
* Trying to reduce delay degradation afer 'map' with user timing.Alan Mishchenko2015-03-241-0/+10
* Adding specialized matching to 'if'.Alan Mishchenko2014-08-161-0/+2
* Correcting switching activity computation.Alan Mishchenko2014-06-051-41/+33
* Bug fix in if -g when choices are used.Alan Mishchenko2014-04-221-1/+1
* Added structural hashing by default after if -g and &if -g.Alan Mishchenko2014-04-191-2/+7
* Improvements to DSD balancing.Alan Mishchenko2014-04-191-0/+2
* New feature to optimize delay during mapping.Alan Mishchenko2014-04-111-1/+1
* Improvement in SOP balancing.Alan Mishchenko2014-04-061-2/+4
* Improvement in SOP balancing.Alan Mishchenko2014-04-061-9/+8
* Improvement in SOP balancing.Alan Mishchenko2014-04-061-115/+4
* Preparing new implementation of SOP/DSD balancing in 'if' mapper.Alan Mishchenko2014-04-051-0/+57
* Preparing new implementation of SOP/DSD balancing in 'if' mapper.Alan Mishchenko2014-04-051-8/+53
* Improvements to technology mapping.Alan Mishchenko2014-04-031-1/+1
* Improvements to technology mapping.Alan Mishchenko2014-04-031-1/+1
* Improving cut computation.Alan Mishchenko2014-03-301-1/+6
* Improving cut computation.Alan Mishchenko2014-03-301-1/+1
* Changes to LUT mappers.Alan Mishchenko2014-02-281-0/+9
* Removing unused LMS code.Alan Mishchenko2014-02-161-9/+1
* Significant improvement to LUT mappers (if, &if).Alan Mishchenko2014-02-161-4/+4
* Improving switching activity computation.Alan Mishchenko2013-12-301-1/+3
* Removing some old useless code.Alan Mishchenko2013-09-021-496/+0
* Adding a wrapper around clock() for more accurate time counting in ABC.Alan Mishchenko2013-05-271-2/+2
* Improvements to the hierarchy/timing manager.Alan Mishchenko2013-03-051-1/+1
* Performance bug fix in choice generation.Alan Mishchenko2012-11-091-12/+14
* Improvements to LMS code.Alan Mishchenko2012-10-281-3/+6
* Integrating GIA with LUT mapping.Alan Mishchenko2012-10-241-1/+0
* Updated code for lazy man's synthesis.Alan Mishchenko2012-07-151-1/+6
* Replacing Mb/Gb to be MB/GB.Alan Mishchenko2012-07-091-1/+1
* Updating project settings to have simpler include paths.Alan Mishchenko2012-07-071-5/+5
* Fixing time primtouts throughout the code.Alan Mishchenko2012-07-071-1/+2
* Enabling mapping into multi-input AND/OR gates.Alan Mishchenko2012-03-271-3/+4
* Additional features for delay optimizationAlan Mishchenko2012-03-211-1/+2
* Silencing some of the gcc warnings.Alan Mishchenko2012-02-161-1/+1
* Major restructuring of the code.Alan Mishchenko2012-01-211-5/+5
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-171-2/+2
* Delay optimization using precomputed library.Alan Mishchenko2011-12-291-2/+7
* Performance bug fix in SOP balancing.Alan Mishchenko2011-12-061-1/+1
* Changes to Boolean matching.Alan Mishchenko2011-09-241-1/+1
* 64-bit portability changes.Alan Mishchenko2011-09-171-1/+1
* Other changes to enable new features in the mapper (bug fix).Alan Mishchenko2011-08-241-0/+33
* Other changes to enable new features in the mapper (bug fix).Alan Mishchenko2011-08-061-11/+51
* Other changes to enable new features in the mapper (bug fix).Alan Mishchenko2011-08-061-0/+5
* Other changes to enable new features in the mapper (bug fix).Alan Mishchenko2011-07-281-1/+1
* Other changes to enable new features in the mapper (bug fix).Alan Mishchenko2011-07-211-5/+14
* Other changes to enable new features in the mapper (bug fix).Alan Mishchenko2011-07-201-74/+339
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 05:07:47 +0000