summaryrefslogtreecommitdiffstats
path: root/src/base/abci
Commit message (Expand)AuthorAgeFilesLines
* Deleting file added by mistake.Alan Mishchenko2012-01-201-357/+0
* Preserving CI/CO varible names when moving between the main space and &-space.Alan Mishchenko2012-01-201-8/+25
* Variable timeframe abstraction.Alan Mishchenko2012-01-201-2/+59
* New hierarchy manager.Alan Mishchenko2012-01-191-5/+16
* Replaced 'bmc' by 'bmc2' in 'dprove'. Added switches to 'dprove' to control B...Alan Mishchenko2012-01-192-17/+45
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-172-24/+360
* New hierarchy manager.Alan Mishchenko2012-01-171-1/+72
* Variable timeframe abstraction.Alan Mishchenko2012-01-161-2/+120
* Variable timeframe abstraction.Alan Mishchenko2012-01-151-6/+4
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-151-1/+44
* Several small bug fixes in the mapper.Alan Mishchenko2012-01-151-1/+1
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-141-2/+1
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-142-47/+141
* New hierarchy manager.Alan Mishchenko2012-01-141-2/+8
* New hierarchy manager.Alan Mishchenko2012-01-131-0/+2
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-112-201/+562
* Gate level abstraction.Alan Mishchenko2012-01-081-3/+6
* Bug fix: changing output number to 0 in the CEX after ORing POs.Alan Mishchenko2012-01-071-0/+3
* Backward reachability using circuit cofactoring.Alan Mishchenko2012-01-011-3/+106
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-4/+11
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-1/+3
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-29/+29
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-5/+80
* Delay optimization using precomputed library.Alan Mishchenko2011-12-293-177/+1050
* New variable-time frame abstraction.Alan Mishchenko2011-12-291-8/+6
* Added switch -n to 'miter' to ignore PI/PO names.Alan Mishchenko2011-12-221-3/+15
* Computing interpolants as truth tables.Alan Mishchenko2011-12-221-1/+2
* Adding switch '-W' to fx to control the quality of extracted divisors.Alan Mishchenko2011-12-151-4/+16
* Trying to make sorting of nodes platform-indendent.Alan Mishchenko2011-12-151-0/+5
* Started SAT-based reparameterization.Alan Mishchenko2011-12-131-2/+3
* g++ portability changes.Alan Mishchenko2011-12-131-1/+1
* Added command &read_blif to read hierarchical BLIF directly into the &-space.Alan Mishchenko2011-12-121-0/+71
* Added support for generating a library of real-life truth-tables.Alan Mishchenko2011-12-091-6/+6
* Added support for generating a library of real-life truth-tables.Alan Mishchenko2011-12-091-4/+46
* Integrated new proof-logging into proof-based gate-level abstraction.Alan Mishchenko2011-12-081-3/+8
* g++ portability changes.Alan Mishchenko2011-12-061-18/+18
* Added recording of AIG subgraphs.Alan Mishchenko2011-12-061-9/+9
* Added recording of AIG subgraphs.Alan Mishchenko2011-12-061-0/+1
* Performance bug fix in SOP balancing.Alan Mishchenko2011-12-061-1/+1
* Added recording of AIG subgraphs.Alan Mishchenko2011-12-063-22/+22
* Started experiments with a new solver.Alan Mishchenko2011-11-254-14/+20
* Making GLA PBA and GLA CBA communicate information.Alan Mishchenko2011-11-221-7/+6
* Enabled skipping random decisions in PBA, which are performed by default.Alan Mishchenko2011-11-121-2/+7
* Do not allow interpolation with constraints.Alan Mishchenko2011-11-121-0/+5
* Dump inductive invariant or last interpolant after interpolation.Alan Mishchenko2011-11-121-2/+6
* Enabled counter-example minimization in 'write_counter'.Alan Mishchenko2011-11-111-1/+1
* Changing defaults in gate-level abstraction.Alan Mishchenko2011-11-061-5/+6
* Changes to read multi-output testcases described using AIGER 1.9.Alan Mishchenko2011-11-061-10/+21
* Fixed the overflow timeout problem in bmc/bmc2/bmc3/int/pdr/sim, etc.Alan Mishchenko2011-10-311-5/+5
* C++ portability changes.Alan Mishchenko2011-10-271-1/+1