summaryrefslogtreecommitdiffstats
path: root/src/base/abci
Commit message (Collapse)AuthorAgeFilesLines
* Cosmetic changes after incorporating new code of 'fxch'.Alan Mishchenko2016-05-112-8/+11
|
* Add a new module which implements the fast extract with cube hashing (fxch) ↵Bruno Schmitt2016-05-111-0/+100
| | | | | | algorithm. Removes old partial implementation of this algorithm from the "pla" module.
* Experiments with CEC for arithmetic circuits.Alan Mishchenko2016-05-111-6/+10
|
* Experiments with CEC for arithmetic circuits.Alan Mishchenko2016-05-081-10/+24
|
* Experiments with CEC for arithmetic circuits.Alan Mishchenko2016-05-071-6/+268
|
* Small changes.Alan Mishchenko2016-05-041-2/+2
|
* Update to &show to show AIGs with XORs and MUXes (derived by &st -m).Alan Mishchenko2016-05-041-1/+1
|
* Update to &show to show AIGs with XORs and MUXes (derived by &st -m).Alan Mishchenko2016-05-041-2/+2
|
* Fanout restriction in &edge.Alan Mishchenko2016-04-301-5/+15
|
* Experiments with arithmetic circuits.Alan Mishchenko2016-04-281-4/+4
|
* Adding option to rehash AIG after mapping.Alan Mishchenko2016-04-271-2/+4
|
* Extending &satlut to work for 6-LUTs.Alan Mishchenko2016-04-271-5/+6
|
* Adding missing code to 'dress'.Alan Mishchenko2016-04-271-0/+65
|
* Improved algo for edge computation.Alan Mishchenko2016-04-241-5/+0
|
* Adding new switch 'bdd -s' to translate SOP directly into BDD.Alan Mishchenko2016-04-241-3/+9
|
* Improved algo for edge computation.Alan Mishchenko2016-04-231-6/+2
|
* Improved algo for edge computation.Alan Mishchenko2016-04-221-2/+20
|
* Experimental algorithm for edge optimization.Alan Mishchenko2016-04-131-12/+43
|
* Added Exorcism package, reading ESOP (read_pla -x file.esop) and deriving ↵Alan Mishchenko2016-04-111-7/+93
| | | | AIG (cubes -x; st).
* Supporting edge information during mapping.Alan Mishchenko2016-04-111-5/+22
|
* Command &esop to convert AIG into ESOP.Alan Mishchenko2016-04-091-0/+49
|
* Adding AIG rehashing after LUT mapping in Gia.Alan Mishchenko2016-04-071-3/+0
|
* Adding AIG rehashing after LUT mapping in Gia.Alan Mishchenko2016-04-071-3/+13
|
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-071-2/+2
|
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-071-0/+5
|
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-071-6/+67
|
* Supporting edge information during mapping.Alan Mishchenko2016-04-061-2/+5
|
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-041-2/+7
|
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-041-7/+12
|
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-041-5/+15
|
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-031-8/+27
|
* Enabling native Gia visualization in &show.Alan Mishchenko2016-04-031-5/+10
|
* Windowing for technology mapping.Alan Mishchenko2016-03-302-7/+10
|
* Bug fix in truth table reading for funcs with less than 6 vars.Alan Mishchenko2016-03-282-2/+2
|
* Change error to warning in 'scorr'.Alan Mishchenko2016-03-091-2/+2
|
* New hierarchical TT NPN matching.Alan Mishchenko2016-02-262-3/+26
|
* Adding support for a different bit-blasting of a multiplier and squarer.Alan Mishchenko2016-02-131-0/+79
|
* Experiments with SAT-based mapping.Alan Mishchenko2016-02-081-1/+1
|
* New command to dump LUT network.Alan Mishchenko2016-01-161-33/+97
|
* Changes to PDR to compute f-inf clauses and import invariant (or clauses) as ↵Alan Mishchenko2016-01-141-2/+14
| | | | a network.
* Adding support for delay/area tradeoff.Alan Mishchenko2016-01-131-2/+14
|
* Integrating new CNF generation into &bmc.Alan Mishchenko2016-01-121-8/+16
|
* Better print-out of SOPs. Changing default of 'fx'. Updating 'satclp' to ↵Alan Mishchenko2016-01-122-2/+3
| | | | fine prine SOPs.
* Experiments with SAT-based mapping.Alan Mishchenko2016-01-101-0/+1
|
* Adding support of candinality clause to the SAT solver.Alan Mishchenko2016-01-101-3/+7
|
* Consolidating timing manager Scl_Con_t and propagating changes.Alan Mishchenko2016-01-071-2/+40
|
* Adding switch &miter -x for XORs outputs of two word-level POs.Alan Mishchenko2016-01-061-2/+25
|
* Adding code to support gate profiles.Alan Mishchenko2015-12-143-19/+42
|
* Adding code to support gate profiles.Alan Mishchenko2015-12-072-1/+12
|
* Bug fix in 'satclp'.Alan Mishchenko2015-11-111-9/+10
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-24 17:55:05 +0000