summaryrefslogtreecommitdiffstats
path: root/src/base/abci
Commit message (Collapse)AuthorAgeFilesLines
* Enables dumping stats into a file.Alan Mishchenko2014-09-232-1/+15
|
* Extending &cec to take a single-output miter (usage of switch -d has changed!).Alan Mishchenko2014-09-231-10/+24
|
* Adding switch to enable SOP balancing in '&flow2'.Alan Mishchenko2014-09-211-4/+9
|
* Synchronizing packages.Alan Mishchenko2014-09-202-5/+5
|
* Updating command 'dsd_clean'.Alan Mishchenko2014-09-201-7/+29
|
* Tuning the flow scripts.Alan Mishchenko2014-09-201-17/+75
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-191-22/+20
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-181-4/+4
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-181-14/+28
|
* Improving DSD manager.Alan Mishchenko2014-09-181-6/+20
|
* Concurrency for Boolean matching.Alan Mishchenko2014-09-181-11/+45
|
* Improvements to Boolean matching.Alan Mishchenko2014-09-171-4/+29
|
* New choice computation.Alan Mishchenko2014-09-161-10/+65
|
* Code restructuring.Alan Mishchenko2014-09-161-0/+49
|
* Resetting the random seed in 'sparsify'.Alan Mishchenko2014-09-111-0/+1
|
* Bug fix in transferring timing info.Alan Mishchenko2014-09-091-5/+5
|
* Added command 'move_names'.Alan Mishchenko2014-08-281-1/+1
|
* Added command 'move_names'.Alan Mishchenko2014-08-281-0/+79
|
* Tuning LUT mapping flow.Alan Mishchenko2014-08-281-0/+1
|
* Tuning LUT mapping flow.Alan Mishchenko2014-08-271-1/+1
|
* Tuning LUT mapping flow.Alan Mishchenko2014-08-271-0/+135
|
* Improvements BLIF parser.Alan Mishchenko2014-08-272-4/+4
|
* Improvements to DSD balancing.Alan Mishchenko2014-08-271-36/+96
|
* Adding commands to save/load best network.Alan Mishchenko2014-08-261-7/+162
|
* Improving GIA interfaces for some procedures.Alan Mishchenko2014-08-251-1/+1
|
* Correcting incorrect handling of timing in several &-commands.Alan Mishchenko2014-08-251-0/+116
|
* Improving print-out of 'dsd -p'.Alan Mishchenko2014-08-221-1/+4
|
* Propagating timing support to the new synthesis/mapping commands.Alan Mishchenko2014-08-201-7/+7
|
* Extended command &cone to extract timing critical cones.Alan Mishchenko2014-08-191-13/+51
|
* Added command 'sparsify' to derive ISF from CSF.Alan Mishchenko2014-08-182-0/+212
|
* Changing default CNF generation in &bmc.Alan Mishchenko2014-08-181-1/+1
|
* Added DSD-based collapsing &dsd.Alan Mishchenko2014-08-161-1/+1
|
* Adding specialized matching to 'if'.Alan Mishchenko2014-08-161-0/+2
|
* Added DSD-based collapsing &dsd.Alan Mishchenko2014-08-161-0/+54
|
* Enabling circuit solver in &fraig.Alan Mishchenko2014-08-121-2/+6
|
* Bug fix in &fraig -L <num>.Alan Mishchenko2014-08-121-2/+2
|
* Bug fix in &fraig -L <num>.Alan Mishchenko2014-08-121-2/+2
|
* Adding delay optimization to synthesis script &syn2.Alan Mishchenko2014-08-081-15/+30
|
* Enabling cofactoring in the mapper.Alan Mishchenko2014-08-061-2/+22
|
* Enabling ISOP-based minimization in 'collapse' if EXDC is available.Alan Mishchenko2014-08-042-2/+35
|
* Profiling code for SOP/DSD/LMS balancing.Alan Mishchenko2014-08-021-0/+20
|
* Small changes.Alan Mishchenko2014-07-292-3/+4
|
* Adding support for standard-cell mapping.Alan Mishchenko2014-07-283-0/+119
|
* Generating abstraction of standard cell library.Alan Mishchenko2014-07-261-0/+189
|
* Generating abstraction of standard cell library.Alan Mishchenko2014-07-251-9/+14
|
* Bug fix in 'print_gates' due to the mix-up of the inverter.Alan Mishchenko2014-07-221-1/+1
|
* Small changes.Alan Mishchenko2014-07-211-7/+9
|
* Adding new command &sopb for resource-aware SOP balancing.Alan Mishchenko2014-07-211-34/+107
|
* Updates and changes to several packages.Alan Mishchenko2014-07-202-11/+41
|
* Small changes in several packages.Alan Mishchenko2014-07-171-1/+1
|