index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
/
wlc
/
wlcBlast.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Adding support for black boxes in extended AIG.
Alan Mishchenko
2015-10-04
1
-1
/
+1
*
Improving bit-blasting of full-adder.
Alan Mishchenko
2015-09-23
1
-5
/
+19
*
Alternative way to bit-blast a divisor.
Alan Mishchenko
2015-08-29
1
-4
/
+39
*
Updates to Cba data-structure.
Alan Mishchenko
2015-07-23
1
-0
/
+4
*
Improved bit-blasting of various operators in Wlc_Ntk_t; added SQRT operator ...
Alan Mishchenko
2015-07-14
1
-49
/
+127
*
Improved bit-blasting of adders and multipliers in Wlc_Ntk_t.
Alan Mishchenko
2015-07-13
1
-3
/
+46
*
Bug fixing in %blast when blasting MUX coming from always-statement.
Alan Mishchenko
2015-07-07
1
-3
/
+22
*
Bug fixing in %blast when blasting mod operator (handling zero divisor).
Alan Mishchenko
2015-07-07
1
-1
/
+2
*
Bug with in signed MUX.
Alan Mishchenko
2015-06-14
1
-8
/
+11
*
Bug with in signed MUX.
Alan Mishchenko
2015-06-12
1
-2
/
+4
*
Sequential word-level simulator for Wlc_Ntk_t.
Alan Mishchenko
2015-06-04
1
-4
/
+7
*
Improvements to the SMTLIB parser.
Alan Mishchenko
2015-02-28
1
-0
/
+4
*
Modifications to read SMTLIB file from stdin.
Alan Mishchenko
2015-02-15
1
-0
/
+8
*
Support of init-state in AIGs derived from word-level designs in Wlc_Ntk_t.
Alan Mishchenko
2015-01-21
1
-1
/
+1
*
Support of init-state in AIGs derived from word-level designs in Wlc_Ntk_t.
Alan Mishchenko
2015-01-21
1
-0
/
+14
*
Integrating barrier buffers.
Alan Mishchenko
2014-12-08
1
-1
/
+1
*
Added and verified bit-blasting of power operator.
Alan Mishchenko
2014-11-30
1
-0
/
+32
*
Improvements to word-level network package.
Alan Mishchenko
2014-11-14
1
-16
/
+16
*
Enabling AIGs with boxes for word-level and sequential designs.
Alan Mishchenko
2014-11-14
1
-4
/
+5
*
Enabling AIGs with boxes for word-level and sequential designs.
Alan Mishchenko
2014-11-13
1
-10
/
+106
*
Bug fix in blasting MUX with different ranges of inputs and the output.
Alan Mishchenko
2014-11-10
1
-2
/
+2
*
Bug fix in the bit-blaster.
Alan Mishchenko
2014-10-10
1
-3
/
+3
*
Improvements to bit-blaster.
Alan Mishchenko
2014-10-01
1
-14
/
+42
*
Improvements to bit-blaster.
Alan Mishchenko
2014-09-30
1
-1
/
+1
*
Improvements to bit-blaster.
Alan Mishchenko
2014-09-30
1
-72
/
+111
*
Support for sequential designs in word-level Verilog.
Alan Mishchenko
2014-09-26
1
-14
/
+23
*
Enabling print-out, for each operator, of the percetage of AND nodes after bi...
Alan Mishchenko
2014-09-25
1
-0
/
+6
*
Added support of word-level MUXes represented as 'always'-statements.
Alan Mishchenko
2014-09-24
1
-2
/
+2
*
Added support of word-level MUXes represented as 'always'-statements.
Alan Mishchenko
2014-09-24
1
-16
/
+48
*
Debugging the bit-blaster.
Alan Mishchenko
2014-09-23
1
-1
/
+15
*
Debugging the bit-blaster.
Alan Mishchenko
2014-09-23
1
-7
/
+27
*
Improvements to word-level Verilog parser.
Alan Mishchenko
2014-09-17
1
-119
/
+282
*
Improvements to word-level Verilog parser.
Alan Mishchenko
2014-09-16
1
-0
/
+6
*
Compiler warnings.
Alan Mishchenko
2014-09-12
1
-1
/
+1
*
New word-level representation package.
Alan Mishchenko
2014-09-12
1
-0
/
+363