index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
/
wlc
/
wlcWriteVer.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
Several ongoing changes.
Alan Mishchenko
2015-01-26
1
-1
/
+1
*
Outputting initial state in Wlc_Ntk_t.
Alan Mishchenko
2015-01-26
1
-28
/
+25
*
Outputting initial state in Wlc_Ntk_t.
Alan Mishchenko
2015-01-25
1
-2
/
+36
*
Improvements to word-level network package.
Alan Mishchenko
2014-11-14
1
-2
/
+2
*
Improvements to word-level network package.
Alan Mishchenko
2014-11-14
1
-23
/
+28
*
Bug fix in Verilog writer.
Alan Mishchenko
2014-10-02
1
-8
/
+8
*
Improvements to bit-blaster.
Alan Mishchenko
2014-10-01
1
-9
/
+46
*
Renaming DSD commands (dsd_tune -> dsd_match; dsd_clean -> dsd_filter).
Alan Mishchenko
2014-09-28
1
-1
/
+1
*
Support for sequential designs in word-level Verilog.
Alan Mishchenko
2014-09-26
1
-9
/
+34
*
Added support of word-level MUXes represented as 'always'-statements.
Alan Mishchenko
2014-09-24
1
-0
/
+24
*
Improvements to word-level Verilog parser.
Alan Mishchenko
2014-09-17
1
-1
/
+1
*
Improvements to word-level Verilog parser.
Alan Mishchenko
2014-09-17
1
-4
/
+86
*
Improvements to word-level Verilog parser.
Alan Mishchenko
2014-09-16
1
-0
/
+1
*
Compiler warnings.
Alan Mishchenko
2014-09-12
1
-1
/
+1
*
New word-level representation package.
Alan Mishchenko
2014-09-12
1
-0
/
+204