index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
Commit message (
Expand
)
Author
Age
Files
Lines
...
|
*
Disabling choices when they are computed incorrectly.
Alan Mishchenko
2021-11-30
2
-2
/
+9
|
*
Changes to make compiler happy.
Alan Mishchenko
2021-11-27
1
-1
/
+2
|
*
Bug fix in sweep (which happens to be a rare bug in Abc_NodeMinimumBase) (add...
Alan Mishchenko
2021-11-27
1
-0
/
+6
*
|
read_cex: Allow reading cex that has extra registers
Jannis Harder
2022-07-01
1
-0
/
+6
*
|
distinquish between old and new format as well
Miodrag Milanovic
2022-05-06
1
-3
/
+3
*
|
Give more reasonable error on read_cex and handle status
Miodrag Milanovic
2022-05-06
1
-4
/
+7
*
|
Fix for unhandled aiw file commands
Miodrag Milanovic
2022-04-15
1
-2
/
+2
*
|
Make read_cex able to append if some latches are missing
Miodrag Milanovic
2022-04-13
1
-3
/
+11
*
|
fix buffer error
Miodrag Milanovic
2022-03-22
1
-2
/
+5
*
|
gcc 4.8 fix
Miodrag Milanovic
2022-03-04
1
-3
/
+3
*
|
read_cex (#12)
Miodrag Milanović
2022-03-04
1
-7
/
+285
*
|
Fixes and more cleanups in write_cex output code
Claire Xenia Wolf
2022-02-15
1
-34
/
+27
*
|
Cleanups in write_cex output format
Claire Xenia Wolf
2022-02-15
1
-2
/
+7
*
|
Enable writing of minimized Cex in non-names mode
Claire Xenia Wolf
2022-02-15
1
-3
/
+7
*
|
write_cex - add minimize using algorithm from cexinfo command
Miodrag Milanovic
2021-11-19
1
-4
/
+36
*
|
Merge remote-tracking branch 'upstream/master' into yosys-experimental
Miodrag Milanovic
2021-11-12
71
-538
/
+4864
|
\
|
|
*
Bug fix in processing NDR.
Alan Mishchenko
2021-11-08
2
-3
/
+8
|
*
New API for external calls.
Alan Mishchenko
2021-10-26
1
-0
/
+1
|
*
Bug fix in sweep (which happens to be a rare bug in Abc_NodeMinimumBase).
Alan Mishchenko
2021-10-23
3
-6
/
+55
|
*
Various changes.
Alan Mishchenko
2021-10-22
1
-0
/
+2
|
*
Changing static to extern for two procedures.
Alan Mishchenko
2021-10-17
1
-2
/
+2
|
*
Experiments with SAT solving.
Alan Mishchenko
2021-10-09
1
-3
/
+22
|
*
New command &stochsyn for stochastic synthesis.
Alan Mishchenko
2021-10-06
1
-0
/
+103
|
*
Other compiler changes.
Alan Mishchenko
2021-09-26
1
-0
/
+7
|
*
Changing declaration of Vec_Ptr_t sorting function to satisfy some compilers.
Alan Mishchenko
2021-09-26
14
-20
/
+20
|
*
Two rare corner-case bugs in &if mapper.
Alan Mishchenko
2021-09-26
1
-1
/
+5
|
*
Adding command &reshape.
Alan Mishchenko
2021-09-21
1
-6
/
+11
|
*
Adding command &reshape.
Alan Mishchenko
2021-09-21
2
-21
/
+63
|
*
Removing unused command.
Alan Mishchenko
2021-09-21
2
-157
/
+0
|
*
Various changes.
Alan Mishchenko
2021-09-21
3
-13
/
+23
|
*
Improving MiniAIG and name manager.
Alan Mishchenko
2021-09-16
1
-1
/
+1
|
*
Further debugging of MiniLUT APIs.
Alan Mishchenko
2021-09-16
1
-0
/
+1
|
*
Various changes.
Alan Mishchenko
2021-09-14
1
-9
/
+16
|
*
Enable command 'pipe' for pipelining.
Alan Mishchenko
2021-09-13
3
-15
/
+15
|
*
Disabling command print_mint when CUDD is not used.
Alan Mishchenko
2021-09-07
1
-0
/
+7
|
*
Bug fix in the timing manager.
Alan Mishchenko
2021-09-06
1
-28
/
+30
|
*
Various changes.
Alan Mishchenko
2021-09-04
2
-2
/
+2
|
*
Additional MiniLUT API.
Alan Mishchenko
2021-09-03
1
-0
/
+1
|
*
Various changes.
Alan Mishchenko
2021-09-02
3
-7
/
+278
|
*
Allow &mfs to work on sequential AIGs.
Alan Mishchenko
2021-08-24
1
-1
/
+10
|
*
Compiler warnings.
Alan Mishchenko
2021-08-23
5
-5
/
+7
|
*
Adding input/output/flop name reading in command &r.
Alan Mishchenko
2021-08-22
1
-0
/
+39
|
*
Support of pair-wise miter and other changes.
Alan Mishchenko
2021-08-22
2
-4
/
+21
|
*
Merge pull request #133 from twier/inv_get_name_mangling_fix
alanminko
2021-08-19
2
-9
/
+43
|
|
\
|
|
*
Add comment to Wlc_NtkGetInv about vNamesIn's role
Tobias Wiersema
2021-08-19
1
-0
/
+2
|
|
*
Fix typo inifity -> infinity in inv_get help
Tobias Wiersema
2021-08-19
1
-1
/
+1
|
|
*
Add inv_get -f to read flop names from GIA
Tobias Wiersema
2021-08-19
2
-8
/
+40
|
*
|
Extending &trim to trim structurally equivalent primary outputs.
Alan Mishchenko
2021-08-19
1
-3
/
+14
|
|
/
|
*
Improving AIG to Verilog converter.
Alan Mishchenko
2021-08-17
1
-3
/
+8
|
*
Suggested changes to collect and pass timing information (unused variable).
Alan Mishchenko
2021-08-12
1
-1
/
+1
[prev]
[next]