index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
Commit message (
Expand
)
Author
Age
Files
Lines
*
Command '&slice' to cut out the bottom part of the AIG.
Alan Mishchenko
2013-09-11
1
-0
/
+60
*
Small performance bug in new 'fx'.
Alan Mishchenko
2013-09-11
1
-1
/
+1
*
Updates for the new BMC engine.
Alan Mishchenko
2013-09-10
1
-2
/
+15
*
New API to return the set of all reachable states as an AIG.
Alan Mishchenko
2013-09-10
1
-1
/
+4
*
Updates for the new BMC engine.
Alan Mishchenko
2013-09-09
1
-3
/
+52
*
Improvements to the new technology mapper.
Alan Mishchenko
2013-09-09
1
-1
/
+32
*
Improvements to the &ps.
Alan Mishchenko
2013-09-08
1
-2
/
+6
*
Improvements to the new technology mapper.
Alan Mishchenko
2013-09-07
1
-2
/
+6
*
Improvements to the new technology mapper.
Alan Mishchenko
2013-09-07
1
-2
/
+123
*
Unifying parameters for the &ps command.
Alan Mishchenko
2013-09-05
2
-15
/
+18
*
Updates for the new BMC engine.
Alan Mishchenko
2013-09-05
1
-6
/
+11
*
Updates for the new BMC engine.
Alan Mishchenko
2013-09-05
1
-1
/
+1
*
Updates for the new BMC engine.
Alan Mishchenko
2013-09-05
1
-6
/
+12
*
Adding check to &sim3 for the case when the AIG is combinational.
Alan Mishchenko
2013-09-05
1
-1
/
+5
*
Improved unrolling manager.
Alan Mishchenko
2013-09-05
1
-7
/
+7
*
Added Python API status_get_vector() similar to cex_get_vector().
Alan Mishchenko
2013-09-04
2
-0
/
+2
*
Adding switch 'ps -s' to skip counting buffers/inverters as nodes.
Alan Mishchenko
2013-09-02
1
-16
/
+10
*
Adding switch 'ps -s' to skip counting buffers/inverters as nodes.
Alan Mishchenko
2013-09-02
7
-13
/
+38
*
Removing some old useless code.
Alan Mishchenko
2013-09-02
1
-4
/
+0
*
Removing some old useless code.
Alan Mishchenko
2013-09-02
9
-816
/
+5
*
Adding interpolant computation sat_solver2.
Alan Mishchenko
2013-09-02
4
-11
/
+20
*
Modify level computation to take discretized arrival times into account.
Alan Mishchenko
2013-09-02
1
-3
/
+7
*
Adding switch &get -m to import mapped network into the &-space.
Alan Mishchenko
2013-09-01
1
-2
/
+2
*
Adding switch &get -m to import mapped network into the &-space.
Alan Mishchenko
2013-09-01
4
-15
/
+141
*
Buf fixes and minor changes to the &if mapper.
Alan Mishchenko
2013-08-29
1
-1
/
+1
*
Added switch &sim -g to enable flop grouping.
Alan Mishchenko
2013-08-20
1
-2
/
+6
*
Extending 'permute' to handle user-specified flop permutation.
Alan Mishchenko
2013-08-16
3
-13
/
+81
*
Enabling LUT decomposition in two special cases.
Alan Mishchenko
2013-08-14
1
-0
/
+5
*
Enabling additional matching feature in the LUT mapper.
Alan Mishchenko
2013-08-12
1
-11
/
+1
*
Enabling additional matching feature in the LUT mapper.
Alan Mishchenko
2013-08-12
1
-7
/
+31
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-09
2
-1
/
+7
*
Integrated buffering and sizing.
Alan Mishchenko
2013-08-08
2
-0
/
+5
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-06
2
-0
/
+8
*
Improvements to buffering and sizing.
Alan Mishchenko
2013-08-06
1
-2
/
+2
*
Adding new (un)buffering with phase information.
Alan Mishchenko
2013-08-05
3
-1
/
+35
*
Code for parsing the transcripts.
Alan Mishchenko
2013-08-02
1
-0
/
+18
*
SAT solver with dynamic CNF loading.
Alan Mishchenko
2013-08-01
1
-0
/
+86
*
Code for parsing the transcripts.
Alan Mishchenko
2013-07-30
1
-0
/
+124
*
Parametrizing standard-cell mapper to account for the fanout delay.
Alan Mishchenko
2013-07-30
2
-6
/
+21
*
Added commands 'maxsize' and 'unbuffer'.
Alan Mishchenko
2013-07-29
1
-0
/
+6
*
Compiler warning.
Alan Mishchenko
2013-07-29
1
-1
/
+1
*
Adding support for input slew and output capacitance to timer and gate-sizer ...
Alan Mishchenko
2013-07-24
3
-4
/
+46
*
Tuning standard-cell mapping flow.
Alan Mishchenko
2013-07-24
4
-17
/
+53
*
Tuning standard-cell mapping flow.
Alan Mishchenko
2013-07-23
2
-17
/
+29
*
Bug fix and warning print.
Alan Mishchenko
2013-07-22
1
-2
/
+42
*
Improvements to post-mapping re-sizing.
Alan Mishchenko
2013-07-21
1
-14
/
+16
*
Memory leaks.
Alan Mishchenko
2013-07-21
2
-9
/
+5
*
Adding support for input slew and output capacitance to timer and gate-sizer.
Alan Mishchenko
2013-07-21
2
-3
/
+2
*
Adding support for input slew (.input_drive) and output capacitance (.output_...
Alan Mishchenko
2013-07-21
7
-115
/
+387
*
New technology mapper.
Alan Mishchenko
2013-07-18
1
-4
/
+8
[next]