summaryrefslogtreecommitdiffstats
path: root/src/base
Commit message (Collapse)AuthorAgeFilesLines
...
* Cleaning up code and fixing for several typos.Alan Mishchenko2020-01-272-7/+3
|
* Adding a warning in retiming when no node delays are given.Alan Mishchenko2020-01-231-1/+1
|
* Adding a warning in retiming when no node delays are given.Alan Mishchenko2020-01-231-1/+6
|
* Experiments with resubstitution.Alan Mishchenko2020-01-211-1/+70
|
* Experiments with simulation patterns.Alan Mishchenko2020-01-201-1/+228
|
* Experiments with MUX restructuring.Alan Mishchenko2020-01-191-0/+49
|
* Adding new command to generate specialized miter.Alan Mishchenko2020-01-192-0/+228
|
* Adding CNF variable mapping rules.Alan Mishchenko2020-01-181-0/+11
|
* Adding switch -g to use global rather than local BDDs in 'muxes'.Alan Mishchenko2020-01-143-13/+79
|
* Improving performance of 'lutpack'.Alan Mishchenko2020-01-103-7/+9
|
* Allowing nodes and boxes to have more than 6 inputs in mfs2 and &mfs.Alan Mishchenko2020-01-073-24/+143
|
* Adding commands 'save' and 'load' for mapped networks.Alan Mishchenko2020-01-032-0/+152
|
* Adding experimental command.Alan Mishchenko2019-12-141-5/+17
|
* Adding experimental command.Alan Mishchenko2019-12-141-0/+72
|
* Commenting out assertion.Alan Mishchenko2019-12-141-1/+1
|
* Bug fix in recently modified code.Alan Mishchenko2019-12-111-1/+1
|
* Making &gla iterate over property outputs.Alan Mishchenko2019-12-111-13/+36
|
* Bug fix in recently modified code.Alan Mishchenko2019-12-111-7/+9
|
* Special case in Verilog parser.Alan Mishchenko2019-12-062-0/+20
|
* Renaming options of command &sat.Alan Mishchenko2019-12-051-4/+4
|
* Changes to several APIs.Alan Mishchenko2019-12-053-15/+91
|
* Small changes.Alan Mishchenko2019-12-041-2/+8
|
* Updates to JSON parser.Alan Mishchenko2019-12-021-0/+20
|
* Updates to JSON parser.Alan Mishchenko2019-12-022-7/+138
|
* Adding logfile dump to print_status.Alan Mishchenko2019-11-252-7/+70
|
* Data reading procedure.Alan Mishchenko2019-11-201-0/+48
|
* Bug fix in printing truth table in Verilog.Alan Mishchenko2019-11-201-1/+11
|
* Dumping multiple counter-examples.Alan Mishchenko2019-11-191-1/+1
|
* Dumping multiple counter-examples.Alan Mishchenko2019-11-191-1/+1
|
* Corner case bug fix in print_stats (warning).Alan Mishchenko2019-11-191-1/+1
|
* Dumping multiple counter-examples.Alan Mishchenko2019-11-191-104/+139
|
* Corner case bug fix in print_stats.Alan Mishchenko2019-11-191-1/+1
|
* Experiments with truth tables.Alan Mishchenko2019-11-192-0/+79
|
* Bug fix in parsing hierarchical BLIF with mapping.Alan Mishchenko2019-11-181-3/+16
|
* Enable blasting LUTs in NDR.Alan Mishchenko2019-11-185-0/+49
|
* Adding macro to disable bridge output and APIs by popular demand.Alan Mishchenko2019-11-091-2/+2
|
* Changes to several APIs.Alan Mishchenko2019-11-034-80/+432
|
* Changes to several APIs.Alan Mishchenko2019-11-011-0/+1
|
* Experiments with simulation.Alan Mishchenko2019-10-271-1/+49
|
* Adding limit on the depth of recursion when counting exact area in 'amap'.Alan Mishchenko2019-10-261-5/+5
|
* Adding switch -o to 'map' and '&put' to control gate duplication.Alan Mishchenko2019-10-263-24/+34
|
* Experiments with miter construction.Alan Mishchenko2019-10-261-0/+59
|
* Adding bit-blasting of sqrt using non-restoring algorithm (Parhami, 2nd ed, ↵Alan Mishchenko2019-10-053-3/+40
| | | | p. 452)
* Several corner-case bug fixes in scorr with constraints.Alan Mishchenko2019-10-021-0/+8
|
* Adding switch to &if to consider special type of 6-input cuts.Alan Mishchenko2019-09-261-3/+4
|
* Making &mfs work with boxes larger than 6 inputs. Adding option &if -w to ↵Alan Mishchenko2019-09-191-3/+9
| | | | print delay profile.
* Adding option 'gen -b' to generate signed Booth multipliers.Alan Mishchenko2019-09-192-6/+286
|
* Fixing performance bug (too many partial products) in blasting signed Booth ↵Alan Mishchenko2019-09-191-10/+13
| | | | multiplier.
* Several suggested bug-fixes.Alan Mishchenko2019-09-132-2/+2
|
* Upgrading reparametrization to perform (non-range-equivalent) removal of logic.Alan Mishchenko2019-09-041-3/+85
|
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-25 02:12:32 +0000