summaryrefslogtreecommitdiffstats
path: root/src/base
Commit message (Expand)AuthorAgeFilesLines
* Updates to Exorcism packageAlan Mishchenko2016-04-111-6/+4
* Updates to Exorcism packageAlan Mishchenko2016-04-111-1/+1
* Updates to Exorcism packageAlan Mishchenko2016-04-112-19/+18
* Added Exorcism package, reading ESOP (read_pla -x file.esop) and deriving AIG...Alan Mishchenko2016-04-1114-23/+3844
* Supporting edge information during mapping.Alan Mishchenko2016-04-111-5/+22
* Command &esop to convert AIG into ESOP.Alan Mishchenko2016-04-091-0/+49
* Adding AIG rehashing after LUT mapping in Gia.Alan Mishchenko2016-04-071-3/+0
* Adding AIG rehashing after LUT mapping in Gia.Alan Mishchenko2016-04-071-3/+13
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-071-2/+2
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-071-0/+5
* Supporting edges in delay-optimization in &satlut.Alan Mishchenko2016-04-071-6/+67
* Supporting edge information during mapping.Alan Mishchenko2016-04-061-2/+5
* Supporting negative and reverse ranges of word-level variables in Wlc.Alan Mishchenko2016-04-046-106/+168
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-041-2/+7
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-041-7/+12
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-041-5/+15
* Improvements to delay-optimization in &satlut.Alan Mishchenko2016-04-031-8/+27
* Enabling native Gia visualization in &show.Alan Mishchenko2016-04-031-5/+10
* Allowing Cba manager to be derived from another Cba manager.Alan Mishchenko2016-04-022-3/+3
* Windowing for technology mapping.Alan Mishchenko2016-03-302-7/+10
* Bug fix in truth table reading for funcs with less than 6 vars.Alan Mishchenko2016-03-282-2/+2
* Sorting multiplier inputs based on the number of constant bits.Alan Mishchenko2016-03-241-0/+21
* Typo in operator in Wlc_Ntk_t.Alan Mishchenko2016-03-181-1/+1
* Supporting bit-wise XNOR operator in Wlc_Ntk_t.Alan Mishchenko2016-03-185-3/+9
* Supporting complemented reduction operators.Alan Mishchenko2016-03-111-6/+7
* Supporting complemented reduction operators.Alan Mishchenko2016-03-105-11/+40
* Change error to warning in 'scorr'.Alan Mishchenko2016-03-091-2/+2
* Supporting ~^ as equality operator in Wlc.Alan Mishchenko2016-03-041-2/+3
* New hierarchical TT NPN matching.Alan Mishchenko2016-02-262-3/+26
* Improving bit-blasting of a multiplier and squarer.Alan Mishchenko2016-02-132-16/+46
* Adding support for a different bit-blasting of a multiplier and squarer.Alan Mishchenko2016-02-131-0/+79
* Adding support for a different bit-blasting of a multiplier and squarer.Alan Mishchenko2016-02-125-2/+97
* Experiments with SAT-based mapping.Alan Mishchenko2016-02-081-1/+1
* Added recursive bit-blasting of a carry-lookahead adder.Alan Mishchenko2016-02-061-0/+51
* Preserving internal signal names when 'strash' is not used.Alan Mishchenko2016-02-032-0/+7
* Supporting X-valued constants in Wlc_Ntk_t.Alan Mishchenko2016-02-021-1/+1
* Supporting X-valued constants in Wlc_Ntk_t.Alan Mishchenko2016-02-021-6/+13
* Supporting X-valued constants in Wlc_Ntk_t.Alan Mishchenko2016-02-024-11/+26
* An add-on to write Verilog for circuits mapped into simple gates.Alan Mishchenko2016-02-011-9/+22
* Bug fix in 'aig', for the case of non-min-base SOPs.Alan Mishchenko2016-01-201-0/+1
* Generating sorting network as a PLA file.Alan Mishchenko2016-01-202-3/+52
* New command to dump LUT network.Alan Mishchenko2016-01-161-33/+97
* Changes to PDR to compute f-inf clauses and import invariant (or clauses) as ...Alan Mishchenko2016-01-148-49/+243
* Adding support for delay/area tradeoff.Alan Mishchenko2016-01-131-2/+14
* Integrating new CNF generation into &bmc.Alan Mishchenko2016-01-121-8/+16
* Better print-out of SOPs. Changing default of 'fx'. Updating 'satclp' to fine...Alan Mishchenko2016-01-125-10/+184
* Experiments with SAT-based mapping.Alan Mishchenko2016-01-101-0/+1
* Adding support of candinality clause to the SAT solver.Alan Mishchenko2016-01-101-3/+7
* Consolidating timing manager Scl_Con_t and propagating changes.Alan Mishchenko2016-01-071-2/+40
* Adding switch &miter -x for XORs outputs of two word-level POs.Alan Mishchenko2016-01-061-2/+25