summaryrefslogtreecommitdiffstats
path: root/src/base
Commit message (Expand)AuthorAgeFilesLines
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-151-1/+44
* Several small bug fixes in the mapper.Alan Mishchenko2012-01-151-1/+1
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-141-2/+1
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-143-48/+142
* Bug fixes in the Verilog parser.Alan Mishchenko2012-01-144-6/+16
* New hierarchy manager.Alan Mishchenko2012-01-143-56/+159
* Support computation experiments with different network data-structures.Alan Mishchenko2012-01-141-0/+64
* New hierarchy manager.Alan Mishchenko2012-01-133-10/+53
* New hierarchy manager.Alan Mishchenko2012-01-133-19/+18
* New hierarchy manager.Alan Mishchenko2012-01-133-0/+41
* Added counting hits and misses during structural hashing.Alan Mishchenko2012-01-131-1/+2
* New hierarchy manager.Alan Mishchenko2012-01-131-3/+12
* New hierarchy manager.Alan Mishchenko2012-01-132-31/+206
* Added new name manager and modified hierarchy manager to use it.Alan Mishchenko2012-01-132-82/+169
* New hierarchy manager.Alan Mishchenko2012-01-132-0/+445
* Added model ID inside the design.Alan Mishchenko2012-01-122-0/+3
* Changes to the lazy man's synthesis code.Alan Mishchenko2012-01-113-201/+563
* Gate level abstraction.Alan Mishchenko2012-01-081-3/+6
* Bug fix: changing output number to 0 in the CEX after ORing POs.Alan Mishchenko2012-01-071-0/+3
* Added warning when the network from file has no primary inputs.Alan Mishchenko2012-01-061-0/+5
* Backward reachability using circuit cofactoring.Alan Mishchenko2012-01-011-3/+106
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-4/+11
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-1/+3
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-29/+29
* Delay optimization using precomputed library.Alan Mishchenko2011-12-301-5/+80
* Delay optimization using precomputed library.Alan Mishchenko2011-12-294-179/+1053
* New variable-time frame abstraction.Alan Mishchenko2011-12-291-8/+6
* Experiments with flattening hierarchy.Alan Mishchenko2011-12-281-27/+274
* Added switch -n to 'miter' to ignore PI/PO names.Alan Mishchenko2011-12-221-3/+15
* Computing interpolants as truth tables.Alan Mishchenko2011-12-221-1/+2
* Improvements to hierarchical BLIF parser.Alan Mishchenko2011-12-221-4/+6
* Improvements to hierarchical BLIF parser.Alan Mishchenko2011-12-211-7/+34
* Fixed a bug in matching code.Alan Mishchenko2011-12-171-1/+4
* Added optional printout of the hierarchy structure before collapsing.Alan Mishchenko2011-12-151-0/+1
* Adding switch '-W' to fx to control the quality of extracted divisors.Alan Mishchenko2011-12-151-4/+16
* Trying to make sorting of nodes platform-indendent.Alan Mishchenko2011-12-153-0/+15
* Trying to make sorting of nodes platform-indendent.Alan Mishchenko2011-12-151-0/+5
* Started SAT-based reparameterization.Alan Mishchenko2011-12-131-2/+3
* g++ portability changes.Alan Mishchenko2011-12-131-1/+1
* Added command &read_blif to read hierarchical BLIF directly into the &-space.Alan Mishchenko2011-12-121-0/+47
* Added command &read_blif to read hierarchical BLIF directly into the &-space.Alan Mishchenko2011-12-126-2/+442
* Added the hierarchy printout.Alan Mishchenko2011-12-111-0/+100
* Added support for generating a library of real-life truth-tables.Alan Mishchenko2011-12-091-6/+6
* Added support for generating a library of real-life truth-tables.Alan Mishchenko2011-12-091-2/+0
* Added support for generating a library of real-life truth-tables.Alan Mishchenko2011-12-093-6/+50
* Integrated new proof-logging into proof-based gate-level abstraction.Alan Mishchenko2011-12-081-3/+8
* g++ portability changes.Alan Mishchenko2011-12-061-18/+18
* Added recording of AIG subgraphs.Alan Mishchenko2011-12-061-9/+9
* Added recording of AIG subgraphs.Alan Mishchenko2011-12-061-0/+1
* Performance bug fix in SOP balancing.Alan Mishchenko2011-12-061-1/+1