index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
base
Commit message (
Collapse
)
Author
Age
Files
Lines
*
Integrating SAT-based CEX minimization.
Alan Mishchenko
2018-03-25
1
-8
/
+20
|
*
Adding new NPN code developed by XueGong Zhou at Fudan University.
Alan Mishchenko
2018-03-25
2
-7
/
+29
|
*
Adding switch 'scorr -f' to dump inductive invariant as an AIG.
Alan Mishchenko
2018-03-22
1
-5
/
+14
|
*
Temporary bug fix for signal names in WLC (correction).
Alan Mishchenko
2018-03-21
1
-2
/
+5
|
*
Temporary bug fix for signal names in WLC.
Alan Mishchenko
2018-03-21
1
-0
/
+2
|
*
Bug fix in blasting with boxes.
Alan Mishchenko
2018-03-06
1
-1
/
+1
|
*
Extending primitives supported by WLC.
Alan Mishchenko
2018-03-03
3
-5
/
+85
|
*
Adding parameters and improvements to %blast.
Alan Mishchenko
2018-02-28
6
-1
/
+20
|
*
Adding parameters and improvements to %blast.
Alan Mishchenko
2018-02-28
9
-98
/
+296
|
*
Adding support for adders with carry-in in WLC and NDR.
Alan Mishchenko
2018-02-24
4
-5
/
+15
|
*
Bug fix in NDR handling.
Alan Mishchenko
2018-02-20
1
-6
/
+38
|
*
Compilation problem with pow().
Alan Mishchenko
2018-02-19
2
-2
/
+2
|
*
Extending MiniLUT to return attributes.
Alan Mishchenko
2018-02-11
1
-0
/
+1
|
*
Experiments with LUT mapping.
Alan Mishchenko
2018-02-10
1
-5
/
+18
|
*
Fixing input swapping issue in MUXes derived from NDR.
Alan Mishchenko
2018-02-07
2
-0
/
+4
|
*
Improvements to NDR to represent hierarchical designs.
Alan Mishchenko
2018-02-05
1
-2
/
+1
|
*
Improvements to NDR to represent hierarchical designs.
Alan Mishchenko
2018-02-05
3
-19
/
+21
|
*
Adding support of reading and writing designs using a new internal format ↵
Alan Mishchenko
2018-01-29
1
-18
/
+76
|
|
|
|
(bug fix).
*
Adding support of reading and writing designs using a new internal format.
Alan Mishchenko
2018-01-28
4
-4
/
+362
|
*
Experiments with circuit-based SAT.
Alan Mishchenko
2018-01-27
1
-4
/
+15
|
*
Experiments with SAT-based simulation.
Alan Mishchenko
2018-01-25
1
-1
/
+1
|
*
Updates to exact synthesis commands.
Alan Mishchenko
2018-01-19
1
-4
/
+26
|
*
New command 'testexact'.
Alan Mishchenko
2018-01-04
1
-0
/
+51
|
*
New exact synthesis command 'allexact'.
Alan Mishchenko
2017-12-30
1
-2
/
+2
|
*
New exact synthesis command 'allexact'.
Alan Mishchenko
2017-12-28
1
-1
/
+170
|
*
Bug fix in 'write_aiger_cex'.
Alan Mishchenko
2017-12-20
1
-0
/
+1
|
*
Adding parameter structure to 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-59
/
+71
|
*
An improvement to 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-0
/
+27
|
*
An improvement to 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-2
/
+2
|
*
Switch -a to use only AND-gates in 'twoexact' and 'lutexact'.
Alan Mishchenko
2017-12-06
1
-14
/
+22
|
*
New command 'lutexact'.
Alan Mishchenko
2017-12-05
1
-0
/
+104
|
*
Adding switch -a to 'write_verilog' to write factored forms without XORs and ↵
Alan Mishchenko
2017-12-03
5
-17
/
+30
|
|
|
|
MUXes.
*
Portability changes for gcc-6 suggested by Clifford.
Alan Mishchenko
2017-12-03
1
-5
/
+0
|
*
Portability changes for gcc-6 suggested by Clifford.
Alan Mishchenko
2017-12-02
1
-2
/
+2
|
*
Portability changes for gcc-6 suggested by Clifford.
Alan Mishchenko
2017-12-02
1
-1
/
+6
|
*
C++ comaptibility: add namespace support to Glucose
Baruch Sterin
2017-11-23
1
-0
/
+2
|
*
C++ compatibility: fix bad pointer comparison
Baruch Sterin
2017-11-23
1
-1
/
+1
|
*
Changes to make GIA structural hashing use a dedicated array instead of ↵
Alan Mishchenko
2017-11-13
1
-2
/
+2
|
|
|
|
pObj->Value.
*
Profiling quantification and other changes.
Alan Mishchenko
2017-11-06
1
-0
/
+61
|
*
Adding API to dump MiniAIG into a Verilog file and other small changes.
Alan Mishchenko
2017-10-22
5
-2
/
+10
|
*
Adding random search in exact synthesis.
Alan Mishchenko
2017-10-20
1
-6
/
+23
|
*
Integrating old SAT solver into majexact and twoexact.
Alan Mishchenko
2017-10-19
1
-11
/
+27
|
*
Integrating Glucose into &qbf.
Alan Mishchenko
2017-10-17
1
-6
/
+11
|
*
Fix the build.
Alan Mishchenko
2017-10-11
1
-1
/
+0
|
*
Another variation on exact synthesis.
Alan Mishchenko
2017-10-11
1
-1
/
+80
|
*
Improvements to SAT based SOP computation.
Alan Mishchenko
2017-10-06
1
-1
/
+3
|
*
Improvements to truth table manipulation.
Alan Mishchenko
2017-10-05
1
-2
/
+2
|
*
Fixing minimize_assuptions using Glucose.
Alan Mishchenko
2017-10-02
1
-0
/
+1
|
*
Adding printout of slack distribution for mapped networks.
Alan Mishchenko
2017-10-02
1
-3
/
+7
|
*
Exact synthesis of majority gates.
Alan Mishchenko
2017-10-01
1
-14
/
+18
|
[next]