iCE40/abc - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	Various changes.	Alan Mishchenko	2020-03-21	4	-10/+12
\|
*	Various changes.	Alan Mishchenko	2020-03-18	5	-19/+206
\|
*	Adding limit on the number of live BDD nodes in command 'muxes -g'.	Alan Mishchenko	2020-03-14	1	-1/+1
\|
*	Adding limit on the number of live BDD nodes in command 'muxes -g'.	Alan Mishchenko	2020-03-12	1	-1/+1
\|
*	Adding limit on the number of live BDD nodes in command 'muxes -g'.	Alan Mishchenko	2020-03-12	3	-17/+32
\|
*	Ongoing changes to the simulator.	Alan Mishchenko	2020-03-09	1	-15/+49
\|
*	Ongoing changes to the simulator.	Alan Mishchenko	2020-03-09	3	-13/+128
\|
*	Adding dumping json file with statistics in &mltest.	Alan Mishchenko	2020-03-07	1	-8/+19
\|
*	Corner-case bug-fix in retiming (corrected fix).	Alan Mishchenko	2020-03-06	1	-0/+4
\|
*	Corner-case bug-fix in retiming (undoing wrong fix).	Alan Mishchenko	2020-03-06	1	-2/+2
\|
*	Corner-case bug-fix in retiming.	Alan Mishchenko	2020-03-06	1	-2/+2
\|
*	Updating and extending simulation data structures.	Alan Mishchenko	2020-03-06	1	-93/+2
\|
*	Updating and extending simulation data structures.	Alan Mishchenko	2020-03-05	1	-13/+6
\|
*	Updating and extending simulation data structures.	Alan Mishchenko	2020-03-05	2	-14/+32
\|
*	Changes to the old parser.	Alan Mishchenko	2020-03-02	1	-6/+21
\|
*	Several misc changes.	Alan Mishchenko	2020-03-01	1	-1/+8
\|
*	Adding commands to generate data for experiments.	Alan Mishchenko	2020-02-23	1	-1/+1
\|
*	Adding commands to generate data for experiments.	Alan Mishchenko	2020-02-22	3	-1/+111
\|
*	Adding commands to generate data for experiments.	Alan Mishchenko	2020-02-22	1	-0/+4
\|
*	Adding commands to generate data for experiments.	Alan Mishchenko	2020-02-21	1	-1/+171
\|
*	Assertion failure in reading NDR.	Alan Mishchenko	2020-02-20	1	-1/+2
\|
*	Adding min-level merging of equivalence classes of AIG nodes.	Alan Mishchenko	2020-02-19	1	-3/+13
\|
*	Experimental simulation based code.	Alan Mishchenko	2020-02-06	1	-0/+2
\|
*	Cleaning up code and fixing for several typos.	Alan Mishchenko	2020-01-27	2	-7/+3
\|
*	Adding a warning in retiming when no node delays are given.	Alan Mishchenko	2020-01-23	1	-1/+1
\|
*	Adding a warning in retiming when no node delays are given.	Alan Mishchenko	2020-01-23	1	-1/+6
\|
*	Experiments with resubstitution.	Alan Mishchenko	2020-01-21	1	-1/+70
\|
*	Experiments with simulation patterns.	Alan Mishchenko	2020-01-20	1	-1/+228
\|
*	Experiments with MUX restructuring.	Alan Mishchenko	2020-01-19	1	-0/+49
\|
*	Adding new command to generate specialized miter.	Alan Mishchenko	2020-01-19	2	-0/+228
\|
*	Adding CNF variable mapping rules.	Alan Mishchenko	2020-01-18	1	-0/+11
\|
*	Adding switch -g to use global rather than local BDDs in 'muxes'.	Alan Mishchenko	2020-01-14	3	-13/+79
\|
*	Improving performance of 'lutpack'.	Alan Mishchenko	2020-01-10	3	-7/+9
\|
*	Allowing nodes and boxes to have more than 6 inputs in mfs2 and &mfs.	Alan Mishchenko	2020-01-07	3	-24/+143
\|
*	Adding commands 'save' and 'load' for mapped networks.	Alan Mishchenko	2020-01-03	2	-0/+152
\|
*	Adding experimental command.	Alan Mishchenko	2019-12-14	1	-5/+17
\|
*	Adding experimental command.	Alan Mishchenko	2019-12-14	1	-0/+72
\|
*	Commenting out assertion.	Alan Mishchenko	2019-12-14	1	-1/+1
\|
*	Bug fix in recently modified code.	Alan Mishchenko	2019-12-11	1	-1/+1
\|
*	Making &gla iterate over property outputs.	Alan Mishchenko	2019-12-11	1	-13/+36
\|
*	Bug fix in recently modified code.	Alan Mishchenko	2019-12-11	1	-7/+9
\|
*	Special case in Verilog parser.	Alan Mishchenko	2019-12-06	2	-0/+20
\|
*	Renaming options of command &sat.	Alan Mishchenko	2019-12-05	1	-4/+4
\|
*	Changes to several APIs.	Alan Mishchenko	2019-12-05	3	-15/+91
\|
*	Small changes.	Alan Mishchenko	2019-12-04	1	-2/+8
\|
*	Updates to JSON parser.	Alan Mishchenko	2019-12-02	1	-0/+20
\|
*	Updates to JSON parser.	Alan Mishchenko	2019-12-02	2	-7/+138
\|
*	Adding logfile dump to print_status.	Alan Mishchenko	2019-11-25	2	-7/+70
\|
*	Data reading procedure.	Alan Mishchenko	2019-11-20	1	-0/+48
\|
*	Bug fix in printing truth table in Verilog.	Alan Mishchenko	2019-11-20	1	-1/+11
\|