index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
map
/
if
Commit message (
Collapse
)
Author
Age
Files
Lines
*
Adding truth table occurrence counters for 'if -c'.
Alan Mishchenko
2016-08-08
3
-0
/
+14
|
*
Enabled progress bar in the 'if' mapper (warning).
Alan Mishchenko
2016-08-08
1
-1
/
+1
|
*
Enabled delay computation for the cut output using cut inputs.
Alan Mishchenko
2016-08-08
3
-2
/
+52
|
*
Enabled progress bar in the 'if' mapper.
Alan Mishchenko
2016-08-08
1
-5
/
+5
|
*
Adding one argument to the delay-estimation API used for exact synthesis.
Alan Mishchenko
2016-07-31
1
-3
/
+3
|
*
Infrastructure for using the results of exact SAT-based synthesis during ↵
Alan Mishchenko
2016-07-29
1
-3
/
+25
|
|
|
|
mapping.
*
Infrastructure for using the results of exact SAT-based synthesis during ↵
Alan Mishchenko
2016-07-29
3
-17
/
+33
|
|
|
|
mapping.
*
Adding option to rehash AIG after mapping.
Alan Mishchenko
2016-04-27
1
-0
/
+1
|
*
Fixing mismatch in the TLS flow induced by adding cell configs in the DSD ↵
Alan Mishchenko
2016-01-30
1
-1
/
+1
|
|
|
|
manager.
*
Compiler warnings.
Alan Mishchenko
2015-10-21
1
-2
/
+2
|
*
Moving BDD-based threshold function detection to the BDD part of the code.
Alan Mishchenko
2015-10-16
2
-0
/
+9
|
*
Two fixes in 'dsd_filter'.
Alan Mishchenko
2015-10-07
1
-1
/
+1
|
*
Bug fix in 'if -g' (incorrect use of a macro).
Alan Mishchenko
2015-10-07
1
-3
/
+3
|
*
Threshold logic checking code by Augusto Neutzling and Jody Matos.
Alan Mishchenko
2015-09-23
1
-3
/
+6
|
*
Experiments with mapping plus small changes.
Alan Mishchenko
2015-08-23
3
-3
/
+10
|
*
Small changes to enable collecting results using &ps -D file.
Alan Mishchenko
2015-07-09
2
-0
/
+2
|
*
Bug fix in programmable cell parser and minor tuning.
Alan Mishchenko
2015-07-08
1
-1
/
+2
|
*
C++ compiler typecast problem.
Alan Mishchenko
2015-07-08
1
-1
/
+1
|
*
Undo recent assert.
Alan Mishchenko
2015-06-27
1
-2
/
+2
|
*
Supporting AND-gate cuts in 'if' and '&if'
Alan Mishchenko
2015-06-21
3
-6
/
+27
|
*
Bug fix in 'dsd_tune' when processing cells with 0-input LUTs.
Alan Mishchenko
2015-05-15
1
-2
/
+7
|
*
Making sure 0-input LUTs are supported by the DSD matching code.
Alan Mishchenko
2015-05-14
1
-5
/
+5
|
*
Support for representing programmable cell configuration data (bug fix).
Alan Mishchenko
2015-03-09
1
-1
/
+4
|
*
Support for representing programmable cell configuration data.
Alan Mishchenko
2015-03-08
1
-1
/
+2
|
*
Support for representing programmable cell configuration data.
Alan Mishchenko
2015-03-08
3
-64
/
+222
|
*
Experiments with SAT-based cube enumeration.
Alan Mishchenko
2015-03-05
1
-3
/
+4
|
*
Fixed a typo in variable names.
Alan Mishchenko
2015-02-07
1
-2
/
+2
|
*
New assertions and bug fix in DSD balancing.
Alan Mishchenko
2015-01-27
2
-8
/
+11
|
*
Exprimental features in tech-mapping.
Alan Mishchenko
2014-12-21
1
-2
/
+3
|
*
Bug fix in reading box library.
Alan Mishchenko
2014-12-20
1
-1
/
+1
|
*
Adding new mapping feature.
Alan Mishchenko
2014-12-11
4
-18
/
+56
|
*
Bug fix in truth table computation.
Alan Mishchenko
2014-10-15
1
-11
/
+9
|
*
MUX decomposition during mapping.
Alan Mishchenko
2014-10-11
1
-1
/
+0
|
*
Deriving network in terms of programmable cells.
Alan Mishchenko
2014-10-11
1
-1
/
+2
|
*
Small changes.
Alan Mishchenko
2014-10-08
1
-0
/
+2
|
*
Compiler warnings.
Alan Mishchenko
2014-10-08
2
-1
/
+3
|
*
Detection of threshold functions.
Alan Mishchenko
2014-10-08
2
-0
/
+74
|
*
Deriving cell mapping with &if -kz.
Alan Mishchenko
2014-10-04
1
-2
/
+9
|
*
Deriving cell mapping with &if -kz.
Alan Mishchenko
2014-10-04
3
-15
/
+126
|
*
Deriving AIG after cell mapping.
Alan Mishchenko
2014-10-03
2
-0
/
+11
|
*
Synchronizing packages.
Alan Mishchenko
2014-09-20
1
-0
/
+2
|
*
Synchronizing packages.
Alan Mishchenko
2014-09-20
2
-3
/
+3
|
*
Synchronizing packages.
Alan Mishchenko
2014-09-20
1
-0
/
+2
|
*
Updating command 'dsd_clean'.
Alan Mishchenko
2014-09-20
3
-3
/
+16
|
*
Updating DSD balance to handle XOR gate as having the same delay as AND gate.
Alan Mishchenko
2014-09-19
4
-10
/
+11
|
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-19
2
-33
/
+98
|
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-19
6
-66
/
+474
|
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-18
2
-6
/
+22
|
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-18
4
-5
/
+29
|
*
Improvements to Boolean matching.
Alan Mishchenko
2014-09-18
1
-14
/
+29
|
[next]