Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Integrated buffering and sizing. | Alan Mishchenko | 2013-08-11 | 1 | -37/+39 |
* | Integrated buffering and sizing. | Alan Mishchenko | 2013-08-10 | 1 | -1/+1 |
* | Integrated buffering and sizing. | Alan Mishchenko | 2013-08-09 | 1 | -12/+11 |
* | Improvements to buffering and sizing. | Alan Mishchenko | 2013-08-09 | 1 | -2/+6 |
* | Improvements to buffering and sizing. | Alan Mishchenko | 2013-08-09 | 1 | -19/+10 |
* | Integrated buffering and sizing. | Alan Mishchenko | 2013-08-08 | 1 | -5/+45 |
* | Improvements to buffering and sizing. | Alan Mishchenko | 2013-08-06 | 1 | -13/+18 |
* | Compiler warning. | Alan Mishchenko | 2013-07-29 | 1 | -1/+1 |
* | Improved buffering. | Alan Mishchenko | 2013-07-29 | 1 | -8/+47 |
* | Tuning standard-cell mapping flow. | Alan Mishchenko | 2013-07-24 | 1 | -3/+17 |
* | Tuning standard-cell mapping flow. | Alan Mishchenko | 2013-07-23 | 1 | -1/+2 |
* | Tuning standard-cell mapping flow. | Alan Mishchenko | 2013-07-23 | 1 | -1/+1 |
* | Tuning standard-cell mapping flow. | Alan Mishchenko | 2013-07-23 | 1 | -43/+69 |
* | Generating GENLIB library from SCL. | Alan Mishchenko | 2013-07-22 | 1 | -52/+246 |
* | Restructuring gate-sizing code trying to separate timing analysis. | Alan Mishchenko | 2013-07-21 | 1 | -0/+904 |