index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
map
/
scl
Commit message (
Collapse
)
Author
Age
Files
Lines
*
Fix typo on the message reporting max output load.
Alan Mishchenko
2017-10-11
1
-1
/
+1
|
*
stringizing macro argument
Heinz Riener
2017-03-03
1
-2
/
+2
|
*
Restoring constraint manager to read old constraint file by default (use ↵
Alan Mishchenko
2017-02-25
2
-18
/
+26
|
|
|
|
'read_constr -n' to read new format).
*
Typo.
Alan Mishchenko
2017-01-31
1
-1
/
+1
|
*
Compiler warnings.
Alan Mishchenko
2017-01-07
1
-4
/
+4
|
*
Compiler warnings.
Alan Mishchenko
2016-12-31
1
-3
/
+3
|
*
Bug fix in Liberty parser.
Alan Mishchenko
2016-12-05
1
-0
/
+4
|
*
Memory leak in scl package.
Alan Mishchenko
2016-10-12
1
-0
/
+2
|
*
Adding API to convert Genlib into a simple Liberty.
Alan Mishchenko
2016-03-11
2
-0
/
+143
|
*
Bug fix in liberty parser and change suggested by Clifford.
Alan Mishchenko
2016-02-07
1
-0
/
+2
|
*
Adding support for delay/area tradeoff.
Alan Mishchenko
2016-01-13
1
-3
/
+3
|
*
Consolidating timing manager Scl_Con_t and propagating changes.
Alan Mishchenko
2016-01-07
2
-10
/
+11
|
*
Bug fix in constraint file reader.
Alan Mishchenko
2016-01-07
2
-2
/
+8
|
*
Migrating to using 32-bit timing representation in &nf.
Alan Mishchenko
2016-01-05
1
-71
/
+71
|
*
Adding code to support gate profiles.
Alan Mishchenko
2015-12-14
1
-3
/
+76
|
*
Improvements to timing optimization.
Alan Mishchenko
2015-11-11
4
-10
/
+12
|
*
Extending and improving timing manager.
Alan Mishchenko
2015-11-08
2
-12
/
+35
|
*
Extending and improving timing manager.
Alan Mishchenko
2015-11-08
1
-4
/
+7
|
*
Extending and improving timing manager.
Alan Mishchenko
2015-11-08
2
-3
/
+158
|
*
silence clang errors when compiling as C++
Baruch Sterin
2015-11-05
1
-1
/
+1
|
*
Changes for delay-oriented computation.
Alan Mishchenko
2015-10-26
1
-1
/
+1
|
*
Improvements to Scl_Lib/SC_Cell data-structure.
Alan Mishchenko
2015-09-24
5
-229
/
+210
|
*
New constraint manager and memory reporting 'ps'.
Alan Mishchenko
2015-09-08
3
-6
/
+384
|
*
Changes to be able to compile ABC without CUDD.
Alan Mishchenko
2015-08-24
1
-0
/
+1
|
*
New switch in 'read_lib' to replace gate/pin names by short strings.
Alan Mishchenko
2015-08-24
1
-5
/
+44
|
*
New switch in 'read_lib' to replace gate/pin names by short strings.
Alan Mishchenko
2015-08-24
3
-2
/
+105
|
*
Add fix to Liberty parser to skip extra semicolon.
Alan Mishchenko
2015-07-06
1
-0
/
+5
|
*
Corner case bug in wire-cap estimation.
Alan Mishchenko
2015-02-18
1
-0
/
+2
|
*
Several improvements to CBA data-structure.
Alan Mishchenko
2015-02-09
1
-1
/
+1
|
*
Improvements and tuning of CBA with buffering/sizing.
Alan Mishchenko
2015-02-04
5
-28
/
+77
|
*
Improvements and tuning of CBA.
Alan Mishchenko
2015-02-01
1
-0
/
+2
|
*
Gate sizing with barrier buffers.
Alan Mishchenko
2014-12-21
3
-1
/
+52
|
*
Integrating barrier buffers.
Alan Mishchenko
2014-12-13
5
-10
/
+76
|
*
Support for leakage power in Liberty parser and sizer.
Alan Mishchenko
2014-09-16
5
-5
/
+122
|
*
Suggested fix to allow .constr files to have empty lines.
Alan Mishchenko
2014-08-13
1
-0
/
+2
|
*
Adding color to sizing stats.
Alan Mishchenko
2014-04-19
1
-4
/
+4
|
*
Adding color to sizing stats.
Alan Mishchenko
2014-04-19
1
-0
/
+26
|
*
Handling latches in combinational sizing.
Alan Mishchenko
2014-02-13
1
-3
/
+4
|
*
Fixing assertion failure when all POs have constant functions.
Alan Mishchenko
2014-02-06
2
-1
/
+4
|
*
Fixing Liberty parser to handle 'scalar' delay/slew tables.
Alan Mishchenko
2014-02-06
3
-0
/
+33
|
*
Handling C++-style comments in Liberty parser.
Alan Mishchenko
2014-01-28
1
-0
/
+26
|
*
Commeting out an assertion in sizing.
Alan Mishchenko
2013-11-27
1
-1
/
+1
|
*
Bug fix in timing update.
Alan Mishchenko
2013-11-26
1
-1
/
+1
|
*
Bug fix in liberty parser.
Alan Mishchenko
2013-11-23
1
-2
/
+4
|
*
Several changes to allow Liberty files without delay info.
Alan Mishchenko
2013-11-21
3
-17
/
+64
|
*
Fixing several simple bugs in library handling.
Alan Mishchenko
2013-11-21
3
-1
/
+3
|
*
Improvements to the standard cell flow.
Alan Mishchenko
2013-11-08
3
-13
/
+9
|
*
Organizing the timing report functions.
Alan Mishchenko
2013-11-07
2
-23
/
+22
|
*
Fixing the wire-load approximation problem.
Alan Mishchenko
2013-11-07
6
-64
/
+76
|
*
Improving critical path print-out.
Alan Mishchenko
2013-10-31
1
-6
/
+47
|
[next]