index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
opt
Commit message (
Expand
)
Author
Age
Files
Lines
*
Improvements to the truth table computations.
Alan Mishchenko
2012-10-31
1
-0
/
+87
*
Improvements to the truth table computations.
Alan Mishchenko
2012-10-30
1
-3
/
+3
*
Improvements to the truth table computations.
Alan Mishchenko
2012-10-30
2
-0
/
+537
*
Improvements to the truth table computations.
Alan Mishchenko
2012-10-30
1
-162
/
+85
*
Improvements to the truth table computation in 'if' package.
Alan Mishchenko
2012-10-29
1
-0
/
+339
*
Tentatively integrated new DSD.
Alan Mishchenko
2012-10-29
1
-1
/
+1
*
Enumerating decompositions.
Alan Mishchenko
2012-10-29
2
-1
/
+255
*
Integrating GIA with LUT mapping.
Alan Mishchenko
2012-10-24
1
-1
/
+0
*
Making explicit cast to 64-bit unsigned in a few places.
Alan Mishchenko
2012-10-09
1
-5
/
+5
*
New AIG optimization package.
Alan Mishchenko
2012-10-06
1
-5
/
+5
*
New AIG optimization package.
Alan Mishchenko
2012-10-06
1
-31
/
+18
*
New AIG optimization package.
Alan Mishchenko
2012-10-06
1
-19
/
+59
*
New AIG optimization package.
Alan Mishchenko
2012-10-06
2
-3
/
+3
*
New AIG optimization package.
Alan Mishchenko
2012-10-06
5
-0
/
+683
*
Bug fix in XOR balancing (command 'balance -x').
Alan Mishchenko
2012-10-05
1
-1
/
+1
*
Renamed reference counting APIs in GIA package.
Alan Mishchenko
2012-10-02
1
-4
/
+4
*
Replacing 'st_table' by 'st__table' to resolve linker problems.
Alan Mishchenko
2012-09-29
4
-24
/
+24
*
Cleaing AIG manager by removing pointers to HAIG.
Alan Mishchenko
2012-09-23
2
-58
/
+0
*
Upgrading hierarchy timing manager.
Alan Mishchenko
2012-09-21
2
-2
/
+2
*
Created new abstraction package from the code that was all over the place.
Alan Mishchenko
2012-09-15
1
-1
/
+1
*
Enabled recording the name of the file GIA is coming from.
Alan Mishchenko
2012-09-04
1
-0
/
+1
*
Added an API to convert a multi-output PLA into a shared AIG.
Alan Mishchenko
2012-08-29
1
-1
/
+3
*
Added simulation of comb circuits with user-specified patterns in command 'sim'.
Alan Mishchenko
2012-08-24
1
-1
/
+1
*
Replacing Mb/Gb to be MB/GB.
Alan Mishchenko
2012-07-09
6
-10
/
+10
*
Updating project settings to have simpler include paths.
Alan Mishchenko
2012-07-07
51
-88
/
+88
*
Fixing time primtouts throughout the code.
Alan Mishchenko
2012-07-07
1
-1
/
+1
*
Fixing time primtouts throughout the code.
Alan Mishchenko
2012-07-07
12
-21
/
+31
*
Fixing time primtouts throughout the code.
Alan Mishchenko
2012-07-07
51
-177
/
+211
*
Bug fix in &gla_refine.
Alan Mishchenko
2012-07-07
1
-0
/
+3
*
Various changes to enable sensitization-based refinement in &gla.
Alan Mishchenko
2012-07-04
4
-10
/
+10
*
Performance improvement in &gla_refine.
Alan Mishchenko
2012-07-03
1
-1
/
+1
*
Other improvements to bmc2 and bmc3.
Alan Mishchenko
2012-07-01
1
-0
/
+85
*
Bug fix in &gla_refine.
Alan Mishchenko
2012-06-29
1
-8
/
+4
*
Added min-cut-based refinement of gate-level abstraction (command &gla_refine).
Alan Mishchenko
2012-06-24
1
-0
/
+185
*
Changing 'if' to allow for delay optimization on sequential paths only.
Alan Mishchenko
2012-05-20
2
-2
/
+4
*
Important bug fix in XOR balancing (balance -x).
Alan Mishchenko
2012-03-26
1
-185
/
+91
*
Logic sharing for multi-input gates.
Alan Mishchenko
2012-03-26
1
-7
/
+194
*
Renamed Aig_ObjPioNum to be Aig_ObjCioId.
Alan Mishchenko
2012-03-09
4
-9
/
+9
*
Renamed Aig_ObjIsPi/Po to be ...Ci/Co and Aig_Man(Pi/Po)Num to be ...(Ci/Co)...
Alan Mishchenko
2012-03-09
15
-51
/
+51
*
Renamed Aig_ManForEachPi/Po to be ...Ci/Co and Aig_ObjCreatePi/Po to be ...Ci...
Alan Mishchenko
2012-03-09
8
-40
/
+40
*
Silencing some of the gcc warnings.
Alan Mishchenko
2012-02-16
11
-16
/
+13
*
Silencing some of the gcc warnings.
Alan Mishchenko
2012-02-16
1
-2
/
+3
*
Major restructuring of the code.
Alan Mishchenko
2012-01-21
137
-6571
/
+30552
*
Bug fix related to not properly resizing SAT solver's model array.
Alan Mishchenko
2012-01-06
1
-1
/
+2
*
Adding switch '-W' to fx to control the quality of extracted divisors.
Alan Mishchenko
2011-12-15
1
-1
/
+1
*
Adding switch '-W' to fx to control the quality of extracted divisors.
Alan Mishchenko
2011-12-15
3
-11
/
+25
*
Making computation in 'fx' run-to-run reproducible.
Alan Mishchenko
2011-11-12
1
-1
/
+1
*
Removed useless typecasts related to changes in Vec_VecEntry().
Alan Mishchenko
2011-08-01
7
-13
/
+13
*
Determine LUT size form the LUT library if present.
Alan Mishchenko
2011-07-27
1
-1
/
+5
*
Fixed a number of small bugs and memory leaks.
Alan Mishchenko
2011-03-27
5
-15
/
+14
[next]