summaryrefslogtreecommitdiffstats
path: root/src/proof/ssw
Commit message (Collapse)AuthorAgeFilesLines
* Upgraded &equiv3 to periodically restart simulation from the init state.Alan Mishchenko2012-07-121-7/+24
|
* Replacing Mb/Gb to be MB/GB.Alan Mishchenko2012-07-092-2/+2
|
* Adding restart to rarity simulation in sim3 and &sim3.Alan Mishchenko2012-07-082-18/+39
|
* Updating project settings to have simpler include paths.Alan Mishchenko2012-07-078-12/+12
|
* Fixing time primtouts throughout the code.Alan Mishchenko2012-07-0718-55/+86
|
* Making 'pdr', &gla, &vta print correctly in batch mode.Alan Mishchenko2012-07-071-2/+3
|
* Renamed Aig_ObjPioNum to be Aig_ObjCioId.Alan Mishchenko2012-03-096-13/+13
|
* Renamed Aig_ObjIsPi/Po to be ...Ci/Co and Aig_Man(Pi/Po)Num to be ...(Ci/Co)...Alan Mishchenko2012-03-0917-85/+85
|
* Renamed Aig_ManForEachPi/Po to be ...Ci/Co and Aig_ObjCreatePi/Po to be ↵Alan Mishchenko2012-03-0913-51/+51
| | | | ...Ci/Co.
* Isomorphism checking code.Alan Mishchenko2012-02-191-1/+1
|
* Silencing some of the gcc warnings.Alan Mishchenko2012-02-164-5/+5
|
* Major restructuring of the code.Alan Mishchenko2012-01-2124-0/+10996