summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* Moving BDD-based threshold function detection to the BDD part of the code.Alan Mishchenko2015-10-166-4/+14
* make sure all of ABC and related libraries are in the same namespace (when co...Baruch Sterin2015-10-1615-113/+9
* Fix C++ compilation errorsBaruch Sterin2015-10-163-9/+11
* Experiments with precomputation and matching.Alan Mishchenko2015-10-162-38/+71
* Experiments with precomputation and matching.Alan Mishchenko2015-10-155-6/+295
* Experiments with precomputation and matching.Alan Mishchenko2015-10-155-105/+364
* Experiments with precomputation and matching.Alan Mishchenko2015-10-144-50/+162
* Experiments with precomputation and matching.Alan Mishchenko2015-10-135-99/+186
* Experiments with precomputation and matching.Alan Mishchenko2015-10-133-50/+222
* Experiments with precomputation and matching.Alan Mishchenko2015-10-128-81/+625
* Experiments with functional matching.Alan Mishchenko2015-10-092-57/+137
* Experiments with functional matching.Alan Mishchenko2015-10-084-190/+618
* Two fixes in 'dsd_filter'.Alan Mishchenko2015-10-072-2/+3
* New switch 'satclp -r' to reverse variable order.Alan Mishchenko2015-10-074-22/+31
* Bug fix in 'if -g' (incorrect use of a macro).Alan Mishchenko2015-10-071-3/+3
* Experiments with functional matching.Alan Mishchenko2015-10-054-195/+278
* Adding support for black boxes in extended AIG.Alan Mishchenko2015-10-0411-45/+122
* Adding support for flop init-states in extended AIG.Alan Mishchenko2015-10-048-2/+66
* Experiments with functional matching.Alan Mishchenko2015-10-032-0/+550
* Bug fix in propagating required times in &nf (another issue).Alan Mishchenko2015-10-011-10/+4
* Bug fix in propagating required times in &nf.Alan Mishchenko2015-10-011-2/+2
* Naive LUT packing algorithm (command &pack).Alan Mishchenko2015-09-303-0/+307
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-303-104/+291
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-291-36/+17
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-291-84/+358
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-281-17/+43
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-281-57/+271
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-271-3/+3
* Experiments with LUT structure mapping.Alan Mishchenko2015-09-275-0/+1276
* Bug fix in &nf and in propagating timing info.Alan Mishchenko2015-09-272-9/+14
* New command &rexwalk.Alan Mishchenko2015-09-261-0/+2
* New command &rexwalk.Alan Mishchenko2015-09-262-0/+268
* Bug fix in 'satclp'.Alan Mishchenko2015-09-261-1/+7
* Improvements to Scl_Lib/SC_Cell data-structure.Alan Mishchenko2015-09-247-230/+219
* Adding API to set the number of flops after reading MiniAIG.Alan Mishchenko2015-09-242-1/+12
* Several bug-fixed related to synthesis, library handling, and timimg info.Alan Mishchenko2015-09-233-3/+7
* Improving bit-blasting of full-adder.Alan Mishchenko2015-09-233-20/+71
* Threshold logic checking code by Augusto Neutzling and Jody Matos.Alan Mishchenko2015-09-233-242/+612
* Bug fix in &rex2gia.Alan Mishchenko2015-09-231-1/+3
* Fixing corner-cases in 'tempor' and in 'unfold'.Alan Mishchenko2015-09-222-1/+11
* Adding new command &rex2gia.Alan Mishchenko2015-09-223-0/+413
* Improvements to &b -das.Alan Mishchenko2015-09-183-10/+78
* Adding switch to &b to prevent dumplicated area when used in delay-mode (&b -...Alan Mishchenko2015-09-183-31/+35
* Commenting out assertion in &b, which does not hold.Alan Mishchenko2015-09-181-1/+1
* Tuning SAT solver for QBF instances.Alan Mishchenko2015-09-182-2/+2
* Tuning SAT solver for QBF instances.Alan Mishchenko2015-09-183-12/+22
* Tuning SAT solver for QBF instances.Alan Mishchenko2015-09-183-7/+22
* Improvements to QBF solver; new quantification command &qvar.Alan Mishchenko2015-09-182-32/+164
* New constraint manager and memory reporting 'ps'.Alan Mishchenko2015-09-0815-38/+550
* Cleaning up boolean operators; adding unique name support; minor changes.Alan Mishchenko2015-09-073-34/+101