index
:
iCE40/abc
yosys-experimental
[no description]
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added slack computation to 'stime'.
Alan Mishchenko
2012-09-20
3
-19
/
+55
*
Modified 'read' to read all types of libraries (genlib, liberty, scl).
Alan Mishchenko
2012-09-20
1
-0
/
+2
*
Modified 'read' to read all types of libraries (genlib, liberty, scl).
Alan Mishchenko
2012-09-20
7
-8
/
+27
*
Added command 'minsize' to reduce all gates to their minimum size in the libr...
Alan Mishchenko
2012-09-20
3
-19
/
+121
*
Fixes to Verilog parser.
Alan Mishchenko
2012-09-20
3
-3
/
+9
*
Extending Liberty parser to handle multi-output cells.
Alan Mishchenko
2012-09-19
4
-8
/
+8
*
Extending Liberty parser to handle multi-output cells.
Alan Mishchenko
2012-09-19
12
-21
/
+106
*
Extending Liberty parser to handle multi-output cells.
Alan Mishchenko
2012-09-19
10
-48
/
+104
*
Extending BLIF parser/write to hangle multi-output cells.
Alan Mishchenko
2012-09-19
15
-136
/
+289
*
Extending Genlib to hangle multi-output cells.
Alan Mishchenko
2012-09-19
3
-57
/
+105
*
Changes to command 'upsize'.
Alan Mishchenko
2012-09-18
3
-66
/
+138
*
Changes to command 'upsize'.
Alan Mishchenko
2012-09-18
8
-47
/
+352
*
Fixing mismatch between declaration of the output value of Extra_CpuTime.
Alan Mishchenko
2012-09-18
3
-5
/
+9
*
Bug fix in bmc3.
Alan Mishchenko
2012-09-17
1
-1
/
+6
*
Bug fix: no need to normalize const0 node.
Alan Mishchenko
2012-09-17
1
-2
/
+2
*
Fixed timeout problem in bmc3 -s.
Alan Mishchenko
2012-09-17
1
-12
/
+7
*
Moving binary IO streams to the vector package.
Alan Mishchenko
2012-09-17
3
-116
/
+116
*
Added delay multipliers to 'map'.
Alan Mishchenko
2012-09-16
2
-8
/
+14
*
Added delay multipliers to 'map'.
Alan Mishchenko
2012-09-16
4
-22
/
+63
*
Improving printouts in 'stime'.
Alan Mishchenko
2012-09-16
5
-10
/
+17
*
Improving printouts in &gla.
Alan Mishchenko
2012-09-16
1
-17
/
+8
*
Improving printouts in &gla.
Alan Mishchenko
2012-09-16
3
-11
/
+15
*
Changed a few things in the refinement package of &gla.
Alan Mishchenko
2012-09-16
4
-24
/
+118
*
Restructured the code to post-process object used during refinement in &gla.
Alan Mishchenko
2012-09-16
11
-322
/
+351
*
Made abstraction and PDR communicate in-memory rather than through a file.
Alan Mishchenko
2012-09-16
3
-65
/
+59
*
Cleaned 'abc.c' by removing useless procedures.
Alan Mishchenko
2012-09-15
1
-1689
/
+939
*
Created new abstraction package from the code that was all over the place.
Alan Mishchenko
2012-09-15
34
-3490
/
+2193
*
Corrected &gla -a to work as expected.
Alan Mishchenko
2012-09-15
1
-33
/
+52
*
Prepared &gla to try abstracting and proving concurrently.
Alan Mishchenko
2012-09-14
3
-3
/
+7
*
Prepared &gla to try abstracting and proving concurrently.
Alan Mishchenko
2012-09-14
1
-1
/
+1
*
Prepared &gla to try abstracting and proving concurrently.
Alan Mishchenko
2012-09-14
11
-139
/
+145
*
Prepared &gla to try abstracting and proving concurrently.
Alan Mishchenko
2012-09-14
1
-1
/
+1
*
Prepared &gla to try abstracting and proving concurrently.
Alan Mishchenko
2012-09-14
5
-46
/
+166
*
Prepared &gla to try abstracting and proving concurrently.
Alan Mishchenko
2012-09-14
6
-57
/
+205
*
Added new command 'upsize'.
Alan Mishchenko
2012-09-12
7
-44
/
+241
*
Reversed to a buggy version of reduceDB in complete proof-logging, because it...
Alan Mishchenko
2012-09-12
1
-2
/
+2
*
Added code to collect experimental results.
Alan Mishchenko
2012-09-11
2
-2
/
+2
*
Added code to collect experimental results.
Alan Mishchenko
2012-09-11
2
-2
/
+2
*
Added code to collect experimental results.
Alan Mishchenko
2012-09-11
2
-2
/
+2
*
Added code to collect experimental results.
Alan Mishchenko
2012-09-11
2
-4
/
+4
*
Improved topo print-out.
Alan Mishchenko
2012-09-11
1
-0
/
+2
*
Scalable gate-level abstraction.
Alan Mishchenko
2012-09-11
1
-9
/
+30
*
Added -C to command line for running commands, then staying in interactive mode
Niklas Een
2012-09-11
1
-28
/
+39
*
Fixing Verilog writer's way of writing module names.
Alan Mishchenko
2012-09-11
1
-1
/
+1
*
Added code to collect experimental results.
Alan Mishchenko
2012-09-11
2
-2
/
+2
*
Added code to collect experimental results.
Alan Mishchenko
2012-09-11
5
-16
/
+71
*
Commenting out some assertions in the 'map' mapper.
Alan Mishchenko
2012-09-10
1
-4
/
+4
*
Unified print-out of property failures produced by all engines.
Alan Mishchenko
2012-09-09
14
-29
/
+28
*
Disable printing refinement statistics by default.
Alan Mishchenko
2012-09-09
2
-2
/
+2
*
Added switch '-p' to '&gla -n' to use full proof for UNSAT core computation (...
Alan Mishchenko
2012-09-09
3
-4
/
+11
[next]