summaryrefslogtreecommitdiffstats
path: root/docs/bel_and_site_design.md
diff options
context:
space:
mode:
authorTim Ansell <me@mith.ro>2021-04-13 12:56:23 -0700
committerGitHub <noreply@github.com>2021-04-13 12:56:23 -0700
commit9179a269218f415f96dda96e1e5e85de401d68cd (patch)
tree67d03f746639cc3374b6e295d24ece0e9499d573 /docs/bel_and_site_design.md
parentb16d955f43dd8f59fc714d506461d1d9f8a4a777 (diff)
parentd0fb39ddbdb5816c25870ca4db36985a70799a81 (diff)
downloadfpga-interchange-schema-9179a269218f415f96dda96e1e5e85de401d68cd.tar.gz
fpga-interchange-schema-9179a269218f415f96dda96e1e5e85de401d68cd.tar.bz2
fpga-interchange-schema-9179a269218f415f96dda96e1e5e85de401d68cd.zip
Merge pull request #33 from mithro/main
Adding Sphinx documentation generation for the docs.
Diffstat (limited to 'docs/bel_and_site_design.md')
-rw-r--r--docs/bel_and_site_design.md2
1 files changed, 1 insertions, 1 deletions
diff --git a/docs/bel_and_site_design.md b/docs/bel_and_site_design.md
index d7db3fb..266ec0e 100644
--- a/docs/bel_and_site_design.md
+++ b/docs/bel_and_site_design.md
@@ -1,4 +1,4 @@
-## Cell, BEL and Site Design
+# Cell, BEL and Site Design
One of the key concepts within the FPGA interchange device resources is the
relationship between the cell library and the device BEL and site definitions.