aboutsummaryrefslogtreecommitdiffstats
path: root/src/vhdl/canon.adb
Commit message (Collapse)AuthorAgeFilesLines
* canon: fix thinko for sequential conditional signal assignment.Tristan Gingold2017-01-181-4/+2
| | | | Fix #259
* canon: handle all signal attributes in canon_extract_sensitivity.Tristan Gingold2017-01-151-10/+2
| | | | For #256
* vhdl08: allow PSL default clock declaration in block declarative parts.Tristan Gingold2017-01-131-0/+4
|
* iirs: renames Iir_Kinds_Scalar_Type_DefinitionTristan Gingold2017-01-021-1/+2
|
* Fixes for nodes_gcTristan Gingold2016-12-241-1/+18
|
* canon: do not create default association if flag_associations is falseTristan Gingold2016-12-141-0/+4
|
* ghdlprint: do not canon associations.Tristan Gingold2016-12-121-0/+4
|
* canon: can canon expressions without canon concurrent statements.Tristan Gingold2016-12-121-149/+186
|
* cleanup: remove Package_Instantiation_Bodies_ChainTristan Gingold2016-12-051-30/+0
|
* vhdl08: support top-level macro-expanded package instantiation declarations.Tristan Gingold2016-12-051-44/+22
| | | | Fixes #199
* Handle top-level instantiation of macro-expansed packages.Tristan Gingold2016-11-121-15/+14
| | | | Fix #199
* ownership: check tree after sem and canon.Tristan Gingold2016-11-051-95/+121
|
* vhdl08: allow unaffected in sequential signal assignments.Tristan Gingold2016-11-011-1/+1
|
* canon: use vhdl08 for concurrent selected signal assignment.Tristan Gingold2016-11-011-28/+56
|
* Remove default_*_map_aspect from binding_indication.Tristan Gingold2016-10-201-6/+16
|
* canon: do not set formal of association by position.Tristan Gingold2016-10-191-55/+66
|
* Disable most of canon for reprint.Tristan Gingold2016-10-171-31/+43
|
* Finish_Compilation: factorize code, move to libraries.Tristan Gingold2016-10-151-5/+4
|
* Handle parenthesis_expression in canon.Tristan Gingold2016-10-111-1/+2
| | | | Fix issue #163
* Rework AST to setup ownership and reference policy.Tristan Gingold2016-10-111-2/+1
| | | | Check it with nodes_gc.
* Add signal_attribute_declaration to hold implicit atribute signals.Tristan Gingold2016-10-081-1/+1
|
* Create_Instantiation_Bodies: add parentTristan Gingold2016-09-301-2/+3
|
* vhdl08: more support for interface subprograms.Tristan Gingold2016-09-271-1/+2
|
* vhdl08: preliminary work for package body instantiation.Tristan Gingold2016-09-181-0/+31
|
* Handle macro-expansion of instantiation of declaration with interface type.Tristan Gingold2016-09-161-19/+82
|
* Comments and reformatting.Tristan Gingold2016-09-141-114/+64
|
* vhdl08: handle very simple nested packages.Tristan Gingold2016-09-031-38/+8
|
* vhdl08: preliminary work for nested package and type association.Tristan Gingold2016-09-011-12/+20
|
* vhdl08: add support of case-generate statementTristan Gingold2016-07-071-19/+63
|
* PSL: add clocked SERE, make endpoints visible from VHDL.Tristan Gingold2016-03-221-7/+40
|
* psl: cover directive works on a sequence, not on a property.Tristan Gingold2016-02-171-2/+0
|
* PSL: move canon code to canon.adbTristan Gingold2016-02-171-0/+2
|
* psl: cover directive works on a sequence, not on a property.Tristan Gingold2016-02-141-16/+42
|
* PSL: move canon code to canon.adbTristan Gingold2016-02-141-1/+59
|
* simul: add missing canon.Tristan Gingold2016-02-091-3/+3
|
* simul: handle vhdl 2008.Tristan Gingold2016-02-061-45/+106
|
* simul: fix various issues.Tristan Gingold2016-01-241-1/+1
|
* Add support for conditional assignments.Tristan Gingold2016-01-161-16/+112
|
* ghdl_simul debugger: handle function call, consider entity declarations.Tristan Gingold2015-11-301-3/+0
|
* canon: do not optimize concurrent procedure calls if not whole_analyze.Tristan Gingold2015-09-081-2/+6
|
* Add context declaration and reference (vhdl 2008).Tristan Gingold2015-05-121-3/+5
|
* Keep and handle simple name for Block_Specification.Tristan Gingold2015-01-161-1/+1
|
* canon: fix after previous change (do not generate default config for for-gen)Tristan Gingold2015-01-161-1/+1
|
* vhdl08: block configuration for if-generate statements.Tristan Gingold2015-01-101-6/+17
|
* Canon: do not free old concurrent statement.Tristan Gingold2015-01-081-2/+0
|
* Handle vhdl08 if generate statementsTristan Gingold2015-01-071-2/+21
|
* Initial rework for vhdl 2008 generate statements.Tristan Gingold2015-01-031-45/+72
|
* Use same node for implicit and explicit subprogram declarations.Tristan Gingold2014-12-151-6/+1
|
* iirs: reduce size of signal_declaration.Tristan Gingold2014-12-141-1/+1
|
* Put attribute_value_chain in parent.Tristan Gingold2014-12-141-2/+0
|
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-01 14:59:19 +0000