aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
...
* netlists-memories: improve checks to avoid the crash of #2077Tristan Gingold2022-08-141-32/+75
|
* netlists-memories: fix a crash on multi-dim memories. For #2077Tristan Gingold2022-08-131-3/+6
|
* trans-chap3: fix invalid copy of element layout. For #2166Tristan Gingold2022-08-121-2/+4
| | | | Build element layout of a subtype if the element was defined by the subtype.
* vhdl: add support for file subtype. Fix #2174Tristan Gingold2022-08-1112-262/+329
|
* vhdl-sem_stmts: handle external signal names in force assign. Fix #2173Tristan Gingold2022-08-111-1/+5
|
* vhdl-parse.adb: parse pathname expressionTristan Gingold2022-08-111-0/+10
|
* vhdl-sem_stmts.adb: handle signal assignment to external names. Fix #2172Tristan Gingold2022-08-111-0/+4
|
* vhdl-sem_expr: fix a crash on invalid aggregate. Fix #2131Tristan Gingold2022-08-111-15/+30
|
* trans-chap5: handle inertial individual association. Fix #2118Tristan Gingold2022-08-111-13/+20
|
* vhdl-sem_expr: add an error message for unbounded element aggregate.Tristan Gingold2022-08-111-7/+12
| | | | | | But also propagate bounds on qualified expressions. Fix #2112
* trans-chap7: handle concat of unbounded elements. Fix #2055Tristan Gingold2022-08-111-33/+58
|
* vhdl-sem_names: factorize code for element attributeTristan Gingold2022-08-101-56/+10
|
* trans: rework aggregate. For #2166Tristan Gingold2022-08-103-58/+65
|
* vhdl: add Determined_Aggregate_Flag field. For #2166Tristan Gingold2022-08-105-134/+177
|
* synth-vhdl_oper.adb: fix mul uns uns. Fix #2169Tristan Gingold2022-08-101-1/+1
|
* vhdl: add an owner to interface type definitionTristan Gingold2022-08-076-187/+233
|
* vhdl-sem_names.adb(are_types_closely_related): handle vhdl08 definitionTristan Gingold2022-08-071-14/+24
| | | | Fix #2155
* vhdl-sem.adb: lexical conformance is now a relaxed error. Fix #2165Tristan Gingold2022-08-072-2/+7
|
* vhdl-sem.adb(are_trees_equal): handle qualified expressions. Fix #2164Tristan Gingold2022-08-071-1/+2
|
* vhdl-sem_assocs: add commentsTristan Gingold2022-08-071-0/+7
|
* vhdl-prints: handle default in interface subprogramTristan Gingold2022-08-071-1/+19
|
* vhdl: add support for default in interface subprogram. Fix #2163Tristan Gingold2022-08-0712-419/+649
|
* PSL: Add handling of N_HDL_Bool to Dump_Expr procedure (#2158)T. Meissner2022-08-041-1/+2
|
* synth-vhdl_oper: remove check for positive rotation amount. Fix #2159Tristan Gingold2022-08-041-3/+1
|
* vhdl-prints.adb: avoid crash on PSL endpointsTristan Gingold2022-08-041-3/+12
|
* trans-chap9.adb: destroy types in PSL expressions. For #2157Tristan Gingold2022-08-041-3/+31
|
* vhdl-prints: improve outputTristan Gingold2022-08-032-2/+23
|
* psl-build.adb: disable incorrect optimization. Fix #2157Tristan Gingold2022-08-032-2/+5
|
* trans-chap3: translate subtype indication of access subtype. Fix #2152Tristan Gingold2022-07-301-3/+14
|
* psl-nodes: add commentsTristan Gingold2022-07-301-0/+2
|
* psl-rewrites.adb: fix inclusive before. Fix #2153Tristan Gingold2022-07-291-1/+3
|
* vhdl-sem_stmts: set stop_flag on call to stop and severity failure.Tristan Gingold2022-07-291-22/+56
| | | | Fix #2150
* vhdl-nodes: add Get/Set_Stop_Flag. For #2150Tristan Gingold2022-07-294-116/+164
|
* netlists-memories: allow X in memories. Fix #2146Tristan Gingold2022-07-291-2/+4
|
* netlists-disp_verilog(disp_const_log): fix output. Fix #2149Tristan Gingold2022-07-281-2/+2
|
* synth-disp_vhdl: fix out conversion. Fix #2145Tristan Gingold2022-07-281-21/+29
| | | | In the case the width of a vector is only 1 bit
* vhdl: check read for attribute parameter and aggregates. Fix #2148Tristan Gingold2022-07-282-3/+20
|
* vhdl-sem_names: add implicit function call for array attributes. Fix #2147Tristan Gingold2022-07-281-40/+8
|
* options.adb: -Werror=X enables warning X.Tristan Gingold2022-07-281-0/+1
|
* synth-vhdl_expr: add support for branch quantitiesTristan Gingold2022-07-282-0/+2
|
* simul-vhdl_simul: add scalar terminal tableTristan Gingold2022-07-281-0/+16
|
* simul-vhdl_debug: add info terminalTristan Gingold2022-07-281-20/+69
|
* vhdl-sem_names: allow element attribute on element attribute. Fix #2141Tristan Gingold2022-07-284-17/+34
|
* elab-vhdl_expr: fix handling of multi-dim arrays. Fix #2144Tristan Gingold2022-07-271-9/+17
|
* synth-disp_vhdl: improve output for unsigned. Fix #2139Tristan Gingold2022-07-271-2/+17
|
* elab-vhdl_expr: fix incorrect type of multi-dim array indexing during elabTristan Gingold2022-07-271-0/+9
| | | | Fix #2143
* synthesis.adb: cleanup after expand. For #2142Tristan Gingold2022-07-271-0/+2
|
* netlists-disp_vhdl: adjust output for #2140Tristan Gingold2022-07-271-2/+8
|
* netlists-expands: do not try to clean input of dyn_extract. Fix #2142Tristan Gingold2022-07-271-5/+1
|
* netlist-disp_vhdl: add a separator between instances and signals.Tristan Gingold2022-07-261-1/+1
| | | | Fix #2140
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-08 13:04:08 +0000