From 7f23209c22450787fc428aecbc434d93c2cd0c69 Mon Sep 17 00:00:00 2001
From: Tristan Gingold <tgingold@free.fr>
Date: Fri, 8 Nov 2019 07:08:00 +0100
Subject: synth: initial support of access type.  For #1004

---
 src/vhdl/vhdl-annotations.adb | 4 ++++
 1 file changed, 4 insertions(+)

(limited to 'src/vhdl')

diff --git a/src/vhdl/vhdl-annotations.adb b/src/vhdl/vhdl-annotations.adb
index 6d7ec3048..8e2973356 100644
--- a/src/vhdl/vhdl-annotations.adb
+++ b/src/vhdl/vhdl-annotations.adb
@@ -436,6 +436,10 @@ package body Vhdl.Annotations is
          when Iir_Kind_Access_Type_Definition =>
             Annotate_Anonymous_Type_Definition
               (Block_Info, Get_Designated_Type (Def));
+            if Flag_Synthesis then
+               --  For the designated type.
+               Create_Object_Info (Block_Info, Def, Kind_Type);
+            end if;
 
          when Iir_Kind_Access_Subtype_Definition =>
             null;
-- 
cgit v1.2.3