aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/bitstream.cc
diff options
context:
space:
mode:
Diffstat (limited to 'ice40/bitstream.cc')
-rw-r--r--ice40/bitstream.cc16
1 files changed, 9 insertions, 7 deletions
diff --git a/ice40/bitstream.cc b/ice40/bitstream.cc
index 61a6959d..2913303c 100644
--- a/ice40/bitstream.cc
+++ b/ice40/bitstream.cc
@@ -2,7 +2,7 @@
* nextpnr -- Next Generation Place and Route
*
* Copyright (C) 2018 Clifford Wolf <clifford@clifford.at>
- * Copyright (C) 2018 David Shah <dave@ds0.me>
+ * Copyright (C) 2018 David Shah <david@symbioticeda.com>
*
* Permission to use, copy, modify, and/or distribute this software for any
* purpose with or without fee is hereby granted, provided that the above
@@ -287,12 +287,6 @@ void write_asc(const Design &design, std::ostream &out)
TileType tile = tile_at(chip, x, y);
TileInfoPOD &ti = bi.tiles_nonrouting[tile];
- // disable RAM to stop icebox_vlog crashing (FIXME)
- if ((tile == TILE_RAMB) && (chip.args.type == ChipArgs::LP1K ||
- chip.args.type == ChipArgs::HX1K)) {
- set_config(ti, config.at(y).at(x), "RamConfig.PowerUp", true);
- }
-
// set all ColBufCtrl bits (FIXME)
bool setColBufCtrl = true;
if (chip.args.type == ChipArgs::LP1K ||
@@ -398,6 +392,14 @@ void write_asc(const Design &design, std::ostream &out)
}
}
}
+
+ // Write symbols
+ const bool write_symbols = 1;
+ for (auto wire : chip.getWires()) {
+ IdString net = chip.getWireNet(wire, false);
+ if (net != IdString())
+ out << ".sym " << wire.index << " " << net << std::endl;
+ }
}
NEXTPNR_NAMESPACE_END