aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * gowin: Use speed from chip base.YRabbit2021-11-053-20/+27
| * gowin: Add partnumbers and packages to the chipdbYRabbit2021-11-043-6/+29
|/
* Merge pull request #855 from galibert/mastergatecat2021-10-282-4/+3
|\
| * mistral: Sync with yet another reorganizationOlivier Galibert2021-10-282-4/+3
|/
* Merge pull request #852 from yrabbit/pr-gowin-alugatecat2021-10-223-6/+226
|\
| * gowin: Explicitly initialize the y in the clusterYRabbit2021-10-221-0/+5
| * gowin: Add ALU support.YRabbit2021-10-223-6/+221
|/
* interchange: Bump prjoxide versiongatecat2021-10-201-1/+1
* Merge pull request #851 from galibert/mastergatecat2021-10-193-13/+14
|\
| * Normalize formattingOlivier Galibert2021-10-192-13/+17
| * mistral: Use the iteratorsOlivier Galibert2021-10-192-12/+9
|/
* Merge pull request #848 from galibert/mastergatecat2021-10-172-1/+2
|\
| * Sync mistral version in CIOlivier Galibert2021-10-171-1/+1
| * mistral: Support the new routes-to-bin intermediate tool generationOlivier Galibert2021-10-171-0/+1
* | Merge pull request #849 from galibert/cyclonev-oscillatorgatecat2021-10-174-3/+15
|\ \ | |/ |/|
| * mistral: Add internal oscillator supportOlivier Galibert2021-10-174-3/+15
|/
* Merge pull request #847 from galibert/mastergatecat2021-10-154-0/+17
|\
| * cyclonev_hps_interface_mpu_general_purpose: Use a id_ identifierOlivier Galibert2021-10-152-1/+3
| * mistral: Add support for cyclonev_hps_interface_mpu_general_purposeOlivier Galibert2021-10-143-0/+15
|/
* Merge pull request #845 from YosysHQ/gatecat/mlab-cluster-fixgatecat2021-10-112-2/+9
|\
| * mistral: Fix MLAB clusteringgatecat2021-10-112-2/+9
|/
* clangformatgatecat2021-10-112-29/+42
* Merge pull request #843 from Ravenslofty/lofty/mistral-basic-timinggatecat2021-10-113-21/+256
|\
| * mistral: very basic timing infoLofty2021-10-104-22/+257
* | Merge pull request #844 from pepijndevos/patch-2gatecat2021-10-101-2/+2
|\ \
| * | Gowin: more clearly mark dummy pipsPepijn de Vos2021-10-101-2/+2
|/ /
* | Merge pull request #842 from yrabbit/delaysgatecat2021-10-093-12/+40
|\ \
| * \ Merge branch 'master' into delaysYRabbit2021-10-091-18/+6
| |\ \
| * | | gowin: Replace the zero delays with reasonable values.YRabbit2021-10-093-12/+40
| | |/ | |/|
* | | router2: Disable criticality sorting towards end of routinggatecat2021-10-091-1/+1
| |/ |/|
* | Merge pull request #841 from Ravenslofty/lofty/mistral-cleanupgatecat2021-10-081-18/+6
|\ \ | |/ |/|
| * mistral: clean up bel init slightlyLofty2021-10-081-18/+6
|/
* hashlib: Support for std::array keysgatecat2021-10-071-0/+13
* Merge pull request #839 from yrabbit/wide-lutsgatecat2021-10-077-9/+434
|\
| * gowin: add support for wide LUTs.YRabbit2021-10-077-9/+434
|/
* Merge pull request #837 from YosysHQ/gatecat/mistral-mlab-2gatecat2021-10-058-21/+235
|\
| * mistral: Adding support for MLABs as memorygatecat2021-10-058-21/+235
* | Merge pull request #836 from YosysHQ/gatecat/mistral-mlabgatecat2021-10-032-19/+38
|\|
| * mistral: Add bel pins for MLAB write portgatecat2021-10-032-19/+38
|/
* Merge pull request #834 from YosysHQ/gatecat/cygwingatecat2021-10-011-1/+1
|\
| * Fix Cygwin buildgatecat2021-10-011-1/+1
* | Merge pull request #833 from antmicro/interchange-fix-uninitialized-memory-buggatecat2021-10-011-1/+1
|\ \ | |/ |/|
| * interchange: fix uninitialized memory bug in cluster placementAlessandro Comodi2021-10-011-1/+1
|/
* Merge pull request #828 from YosysHQ/gatecat/interchange-warn-fixgatecat2021-09-303-7/+10
|\
| * interchange: Fix compile warningsgatecat2021-09-282-6/+9
| * ci: Enable -Werror for interchange archgatecat2021-09-281-1/+1
* | Merge pull request #810 from antmicro/write-timing-reportgatecat2021-09-297-158/+539
|\ \
| * | Code formattingMaciej Kurc2021-09-294-119/+87
| * | Brought back printout of critical path source file references, added clk-to-q...Maciej Kurc2021-09-293-28/+74
| * | Shifted moving of data containers after printingMaciej Kurc2021-09-281-11/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-31 04:47:23 +0000