| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| | |
| | |
| | |
| | | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|/ /
| |
| |
| | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\ \
| | |
| | | |
Add counter test for FPGA interchange
|
| |/
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| |/
|/| |
Add placement sanity check in placer_heap.
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| |
| |
| | |
Also check return of placer1_refine.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|/
|
|
| |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This API was simply an attractive nuisance as no code was ever developed
to actually process timing constraints (other than clock constraints
which use a different API).
While I do want to consider basic false path support, among other
things, in the near future; I plan for this to use a new API that
doesn't add complexity to the BaseCtx/Context monstrosity and that is
easier to use on the timing analysis side.
Signed-off-by: gatecat <gatecat@ds0.me>
|
|
|
|
| |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|
|
|
| |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\
| |
| | |
Add constant network support to FPGA interchange arch
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| | |
| | | |
Add dynamic bitarray to common library.
|
| | |
| | |
| | |
| | | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| | |
| | |
| | |
| | | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \ \
| | |/
| |/| |
Change CellInfo in getBelPinsForCellPin to be const.
|
| |/
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|\ \
| |/
|/| |
Run "make clangformat" to fix formatting in new Bits library.
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|/
|
|
| |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|
|
|
| |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\
| |
| | |
Replace DelayInfo with DelayPair and DelayQuad
|
| |
| |
| |
| | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
This replaces the arch-specific DelayInfo structure with new DelayPair
(min/max only) and DelayQuad (min/max for both rise and fall) structures
that form part of common code.
This further reduces the amount of arch-specific code; and also provides
useful data structures for timing analysis which will need to delay
with pairs/quads of delays as it is improved.
While there may be a small performance cost to arches that didn't
separate the rise/fall cases (arches that aren't currently separating
the min/max cases just need to be fixed...) in DelayInfo, my expectation
is that inlining will mean this doesn't make much difference.
Signed-off-by: gatecat <gatecat@ds0.me>
|
| |
| |
| |
| | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|/
|
|
| |
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\
| |
| | |
Complete FPGA interchange Arch to the point where it can route a wire
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
| |
| |
| |
| | |
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|/ |
|
|
|
|
|
|
|
| |
This library captures use of __builtin_popcount and __builtin_ctz on
GCC/clang and hopefully handles the MSVC case.
Signed-off-by: Keith Rothman <537074+litghost@users.noreply.github.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
This Arch API dates from when we were first working out how to
implement placement validity checking, and in practice is little used by
the core parts of placer1/HeAP and the Arch implementation involves a
lot of duplication with isBelLocationValid.
In the short term; placement validity checking is better served by the
combination of checkBelAvail and isValidBelForCellType before placement;
followed by isBelLocationValid after placement (potentially after
moving/swapping multiple cells).
Longer term, removing this API makes things a bit cleaner for a new
validity checking API.
Signed-off-by: gatecat <gatecat@ds0.me>
|
|\
| |
| | |
Support for cell pin to bel pin mappings
|
| |
| |
| |
| | |
Signed-off-by: gatecat <gatecat@ds0.me>
|
| |
| |
| |
| | |
Signed-off-by: gatecat <gatecat@ds0.me>
|