aboutsummaryrefslogtreecommitdiffstats
path: root/common
Commit message (Expand)AuthorAgeFilesLines
...
| | * Fixes and cleanups in router1Clifford Wolf2018-11-101-10/+10
| | * Fix log msg typoClifford Wolf2018-11-091-1/+1
| | * Improve router console outputClifford Wolf2018-11-091-10/+13
| | * Fixes and improvements in new routerClifford Wolf2018-11-092-16/+57
| | * Essentially a rewrite router1Clifford Wolf2018-11-092-782/+341
| | * Merge branch 'master' of github.com:YosysHQ/nextpnr into router_improveClifford Wolf2018-11-0913-45/+255
| | |\
| | * | Dispose of far too long routes earlier (use 3x est. delay as limit)Clifford Wolf2018-09-041-12/+21
| * | | Merge pull request #105 from YosysHQ/placer1_tmg_ignoreClifford Wolf2018-11-131-6/+6
| |\ \ \
| | * | | [placer1] Tidy up logicEddie Hung2018-11-131-3/+3
| | * | | [placer1] Actually check for TMG_IGNORE!Eddie Hung2018-11-101-1/+1
| | * | | [placer1] Ignore timing of TMG_IGNORE netsEddie Hung2018-11-101-5/+5
| | | |/ | | |/|
* | | | timing: Fix compile warningDavid Shah2018-11-121-1/+1
* | | | timing: Add support for clock constraintsDavid Shah2018-11-123-4/+35
* | | | ecp5: Update arch to new timing APIDavid Shah2018-11-121-2/+1
* | | | timing: Fix Fmax for clocks with mixed edge usageDavid Shah2018-11-121-10/+11
* | | | archapi: Add getDelayFromNS to improve timing algorithm portabilityDavid Shah2018-11-121-3/+3
* | | | timing: Fix handling of clock inputsDavid Shah2018-11-121-10/+17
* | | | timing: Don't include false startpoints in async pathsDavid Shah2018-11-121-2/+8
* | | | timing: Improve Fmax output and print cross-clock pathsDavid Shah2018-11-123-54/+132
* | | | timing: Multiple clock analysisDavid Shah2018-11-122-9/+31
* | | | Working on multi-clock analysisDavid Shah2018-11-123-185/+272
* | | | Working on adding multiple domains to timing analysisDavid Shah2018-11-121-33/+87
* | | | timing: Implementing parts of new timing APIDavid Shah2018-11-122-0/+96
* | | | timing: Working on a timing constraint APIDavid Shah2018-11-122-1/+105
|/ / /
* | | [timing] Fix combinational -> combinatorialEddie Hung2018-11-111-2/+2
* | | [timing] Better messaging for failed timing analysis, allow --force toEddie Hung2018-11-111-1/+4
|/ /
* | [common] placer to produce error when >1 cell->bel constraintEddie Hung2018-11-081-0/+6
* | gui: improved FPGAViewWidget::paintGL() performanceMateusz Zalega2018-10-231-0/+14
* | Merge pull request #92 from YosysHQ/python-cmdlineDavid Shah2018-10-212-15/+41
|\ \
| * | common: Allow running Python scripts for all points in flowDavid Shah2018-10-172-15/+41
* | | Merge pull request #89 from YosysHQ/ecp5_bramDavid Shah2018-10-171-0/+6
|\ \ \ | |/ / |/| |
| * | placer: Fix conflicts during constraint legalisationDavid Shah2018-10-111-0/+6
* | | Merge pull request #88 from YosysHQ/issue72Eddie Hung2018-10-111-17/+6
|\ \ \ | |/ / |/| |
| * | [timing] Restore and skip false startpointsEddie Hung2018-09-151-17/+6
| |/
* | clangformatDavid Shah2018-10-011-3/+1
* | ecp5: Debugging DRAM packingDavid Shah2018-10-012-0/+23
* | design_utils: Adding some design helper functionsDavid Shah2018-10-012-0/+36
* | ecp5: Helper functions for distributed RAM supportDavid Shah2018-10-011-0/+2
* | Refactor chain finder to its own fileDavid Shah2018-09-302-1/+70
* | ecp5: Adding carry helper functionsDavid Shah2018-09-302-0/+22
* | clangformatDavid Shah2018-09-304-11/+19
* | Merge pull request #81 from YosysHQ/ecp5_globalsDavid Shah2018-09-302-0/+13
|\ \
| * | ecp5: Use ArchNetInfo to mark global nets to ignoreDavid Shah2018-09-292-7/+7
| * | ecp5: Global router produces a working bitstreamDavid Shah2018-09-292-0/+13
| |/
* / Make warnings visible in quiet modeMiodrag Milanovic2018-09-191-2/+0
|/
* Merge pull request #66 from YosysHQ/issue65Serge Bazanski2018-08-261-4/+5
|\
| * Fix for min_slack == max_slack => bin_size == 0Eddie Hung2018-08-221-4/+5
* | Merge pull request #47 from YosysHQ/settings_propagateClifford Wolf2018-08-188-14/+118
|\ \
| * | Use emplace result for get,set of settingsMiodrag Milanovic2018-08-121-8/+8
| * | Read settings and check validityMiodrag Milanovic2018-08-112-6/+28
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 06:19:32 +0000