Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clangformat | David Shah | 2020-11-14 | 1 | -4/+4 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Fix handling of CLK/LSR wire attached settings | David Shah | 2020-11-05 | 1 | -2/+4 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add support for setting PIO clamp | David Shah | 2020-09-26 | 1 | -0/+3 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add SYSCONFIG settings to bitstream | David Shah | 2020-07-12 | 1 | -2/+31 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | clangformat | David Shah | 2020-05-16 | 1 | -1/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Allow setting drive strength for LVCMOS33D IOs | Mike Walters | 2020-05-12 | 1 | -0/+19 |
| | |||||
* | ecp5: Fix CSDECODE bitgen | David Shah | 2020-04-15 | 1 | -0/+3 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Fix routing bitgen for non-SERDES 'VCIB' tiles | David Shah | 2020-04-10 | 1 | -3/+12 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Make hysteresis default-on for LVCMOS33 bidir as well as input | David Shah | 2020-04-09 | 1 | -9/+7 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Handle OPENDRAIN attribute. | Gary Wong | 2020-04-03 | 1 | -0/+3 |
| | |||||
* | Enum/int compatibility for EHXPLLL parameters | Martin | 2020-04-02 | 1 | -2/+7 |
| | | | | | | - Lattice component EHXPLLL parameter compatibility, allowing to pass an int parameter for the enum (as expected by trellis tile) e.g. CLKOP_TRIM_DELAY : integer := 0; | ||||
* | ecp5: Proper support for '12k' device | David Shah | 2020-03-13 | 1 | -4/+8 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Fix differential inputs | David Shah | 2020-03-08 | 1 | -1/+6 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add SPICB0 IO support | David Shah | 2020-01-20 | 1 | -2/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add support for top pseudo diff outputs | David Shah | 2020-01-15 | 1 | -12/+35 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add support for flipflops with preload | David Shah | 2019-12-07 | 1 | -0/+4 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Fix 25k DDRDLLA bitstream gen | David Shah | 2019-11-29 | 1 | -2/+3 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Fix dynamic DELAYF control | David Shah | 2019-11-18 | 1 | -0/+3 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Allow setting drive strength for 3V3 IOs | David Shah | 2019-10-26 | 1 | -0/+10 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add support for IO registers | David Shah | 2019-10-09 | 1 | -0/+6 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Preparations for new IO bels | David Shah | 2019-10-09 | 1 | -0/+7 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Adding support for 36-bit wide PDP RAMs | David Shah | 2019-10-01 | 1 | -15/+22 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add support for clock gating with DCCA | David Shah | 2019-08-31 | 1 | -1/+29 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add full part name to bitstream header | David Shah | 2019-08-27 | 1 | -0/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add GSR/SGSR support | David Shah | 2019-08-27 | 1 | -1/+1 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add --out-of-context for building hard macros | David Shah | 2019-08-07 | 1 | -6/+4 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: New Property interface | David Shah | 2019-08-05 | 1 | -56/+75 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Improve error message for bad chars in BRAM init strings | David Shah | 2019-06-08 | 1 | -7/+12 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Derived constraint support for PLLs, clock dividers and oscillators | David Shah | 2019-02-24 | 1 | -3/+4 |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | ecp5: Fixes for litedram | David Shah | 2019-02-24 | 1 | -8/+12 |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | ecp5: Add DIFFRESISTOR support | David Shah | 2019-02-24 | 1 | -0/+2 |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | ecp5: Add support for referenced inputs | David Shah | 2019-02-24 | 1 | -5/+58 |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | ecp5: Add DELAYF/DELAYG support | David Shah | 2019-02-24 | 1 | -12/+16 |
| | | | | Signed-off-by: David Shah <davey1576@gmail.com> | ||||
* | ecp5: Add TERMINATION support | David Shah | 2019-02-24 | 1 | -0/+16 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add DDRDLLA support | David Shah | 2019-02-24 | 1 | -0/+12 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add ECLKSYNCB support | David Shah | 2019-02-24 | 1 | -0/+7 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Helper functions and bitstream for DQS | David Shah | 2019-02-24 | 1 | -0/+30 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Packing of ODDRX2F | David Shah | 2019-02-24 | 1 | -0/+1 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Fix typo | David Shah | 2019-02-14 | 1 | -0/+1 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Embed baseconfig | David Shah | 2019-02-08 | 1 | -2/+42 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Adding DTR, OSCG, CLKDIVF, USRMCLK, JTAGG | David Shah | 2019-02-08 | 1 | -0/+29 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add PULLMODE support | David Shah | 2019-01-07 | 1 | -0/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Add IOLOGIC timing and bitstream; ODDR working | David Shah | 2018-12-14 | 1 | -0/+18 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | ecp5: Fix UR PLL tile coordinates | David Shah | 2018-11-26 | 1 | -2/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | clangformat | David Shah | 2018-11-16 | 1 | -2/+2 |
| | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | Merge pull request #119 from cr1901/win-fix | David Shah | 2018-11-16 | 1 | -1/+1 |
|\ | | | | | nextpnr-ecp5 Windows Fixes | ||||
| * | Rename io.{h,cc} to pio.{h,cc} to avoid naming conflict with ↵ | William D. Jones | 2018-11-03 | 1 | -1/+1 |
| | | | | | | | | | | | | Windows-provided io.h. Signed-off-by: William D. Jones <thor0505@comcast.net> | ||||
* | | ecp5: Better use of Boost | David Shah | 2018-11-16 | 1 | -3/+3 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | ecp5: Regression fix & format | David Shah | 2018-11-15 | 1 | -1/+2 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
* | | ecp5: clangformat | David Shah | 2018-11-15 | 1 | -5/+9 |
| | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> |