Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | move constants to gfx.cc | Miodrag Milanovic | 2019-12-28 | 1 | -18/+0 |
| | |||||
* | clang format | Miodrag Milanovic | 2019-12-20 | 1 | -47/+0 |
| | |||||
* | Add all missing wires | Miodrag Milanovic | 2019-12-20 | 1 | -1/+1556 |
| | |||||
* | Add global wires | Miodrag Milanovic | 2019-12-15 | 1 | -18/+67 |
| | |||||
* | cleanup and formating | Miodrag Milanovic | 2019-12-15 | 1 | -1/+1 |
| | |||||
* | move bel creation to gfx.cc | Miodrag Milanovic | 2019-12-15 | 1 | -0/+2 |
| | |||||
* | fix formating | Miodrag Milanovic | 2019-12-14 | 1 | -1/+0 |
| | |||||
* | fixes and more pips | Miodrag Milanovic | 2019-12-14 | 1 | -0/+2 |
| | |||||
* | pips for ios | Miodrag Milanovic | 2019-12-14 | 1 | -1/+23 |
| | |||||
* | more new wires added | Miodrag Milanovic | 2019-12-14 | 1 | -1/+78 |
| | |||||
* | add more | Miodrag Milanovic | 2019-12-13 | 1 | -2/+6 |
| | |||||
* | new wires in db | Miodrag Milanovic | 2019-12-13 | 1 | -17/+491 |
| | |||||
* | added siologic | Miodrag Milanovic | 2019-12-13 | 1 | -0/+41 |
| | |||||
* | Add many new wires | Miodrag Milanovic | 2019-12-13 | 1 | -0/+1116 |
| | |||||
* | clangformat run | Miodrag Milanovic | 2019-12-08 | 1 | -23/+17 |
| | |||||
* | Draw some pips, fixed H6 and V6 | Miodrag Milanovic | 2019-11-09 | 1 | -0/+1 |
| | |||||
* | Show V02/V06/H02/H06 | Miodrag Milanovic | 2019-10-25 | 1 | -1/+1 |
| | |||||
* | display horizontal wires, add some globals to list | Miodrag Milanovic | 2019-10-23 | 1 | -0/+68 |
| | |||||
* | Split graphics calls for wires into gfx.cc | Miodrag Milanovic | 2019-10-20 | 1 | -0/+25 |
| | |||||
* | Simplify layout of elements | Miodrag Milanovic | 2019-10-20 | 1 | -222/+134 |
| | |||||
* | more wires between switchboxes | Miodrag Milanovic | 2019-10-20 | 1 | -1/+14 |
| | |||||
* | Add more types of wires | Miodrag Milanovic | 2019-10-20 | 1 | -1/+30 |
| | |||||
* | wd wires | Miodrag Milanovic | 2019-10-20 | 1 | -0/+11 |
| | |||||
* | clk and lsr muxes | Miodrag Milanovic | 2019-10-20 | 1 | -0/+31 |
| | |||||
* | draw rest of slice wires and more from switchbox | Miodrag Milanovic | 2019-10-20 | 1 | -4/+54 |
| | |||||
* | Optimize | Miodrag Milanovic | 2019-10-20 | 1 | -6/+83 |
| | |||||
* | Add other side of slice wires | Miodrag Milanovic | 2019-10-20 | 1 | -5/+94 |
| | |||||
* | Display rest of slice input wires | Miodrag Milanovic | 2019-10-20 | 1 | -1/+61 |
| | |||||
* | Start adding visible wires | Miodrag Milanovic | 2019-10-20 | 1 | -0/+25 |
| | |||||
* | Draw swbox, smaller slices, proper io | Miodrag Milanovic | 2019-10-20 | 1 | -5/+22 |
| | |||||
* | ecp5: Add Bel graphics | David Shah | 2018-07-31 | 1 | -0/+35 |
Signed-off-by: David Shah <davey1576@gmail.com> |