aboutsummaryrefslogtreecommitdiffstats
path: root/ice40/cells.h
Commit message (Collapse)AuthorAgeFilesLines
* Major Property improvements for common and iCE40David Shah2019-08-051-5/+7
| | | | Signed-off-by: David Shah <dave@ds0.me>
* clangformatDavid Shah2019-06-241-1/+4
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: add RGB_DRV/LED_DRV_CUR support for u4kSimon Schubert2019-06-101-0/+4
|
* ice40: Add support for SB_I2C and SB_SPISylvain Munaut2019-03-251-0/+4
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40: Add support for placing SB_LEDDA_IP block.Daniel Serpell2018-12-011-0/+2
| | | | Signed-off-by: Daniel Serpell <daniel.serpell@gmail.com>
* ice40: Add support for SB_RGBA_DRVSylvain Munaut2018-11-191-0/+2
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40: Add support for SB_GB_IOSylvain Munaut2018-11-191-0/+3
| | | | | | | | | | During packing we replace them by standard SB_IO cells and create the 'fake' SB_GB that matches that IO site global buffer connection. It's done in a separate pass because we need to make sure the nextpnr iob have been dealt first so we have our final Bel location on the SB_IO. Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40: Improve the is_sb_pll40_XXX predicates collectionSylvain Munaut2018-11-191-1/+13
| | | | | | | | | - Add a test for dual output PLL variant - Make them handle the packet version of the cell This will become useful for various tests during PLL rework Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40: Tristate IO support fixesDavid Shah2018-09-241-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* clang-formatSergiusz Bazanski2018-07-241-1/+0
|
* ice40: Fail early on SB_PLL40_*_PAD cellsSergiusz Bazanski2018-07-241-0/+7
|
* ice40: Implement emitting PLLsSergiusz Bazanski2018-07-241-0/+9
|
* ice40: Adding cell definition for DSPsDavid Shah2018-07-191-0/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: UltraPlus SPRAM workingDavid Shah2018-06-291-0/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* nets and cells are unique_ptr'sMiodrag Milanovic2018-06-251-1/+1
|
* Refactor: remove PlacementValidityChecker and move methods to ArchDavid Shah2018-06-251-12/+12
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Update from increased clangformat line lengthDavid Shah2018-06-231-56/+20
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Move global net test to ArchDavid Shah2018-06-231-3/+0
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: SB_LFOSC support, fabric routing onlyDavid Shah2018-06-221-0/+10
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Switched from clifford@clifford.at to clifford@symbioticeda.com for ↵Clifford Wolf2018-06-221-1/+1
| | | | | | copyright headers Signed-off-by: Clifford Wolf <clifford@clifford.at>
* ice40: WIP SB_CARRY packerDavid Shah2018-06-191-0/+10
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Updates from clangformatClifford Wolf2018-06-191-2/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* ice40: More IdString API updatesDavid Shah2018-06-191-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Adding support for tristate IODavid Shah2018-06-191-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Getting rid of old IdString API users, Add ctx to many internal APIsClifford Wolf2018-06-181-24/+47
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Rename Design to Context, derive from Arch instead of instantiatingClifford Wolf2018-06-181-1/+1
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* General reformattingDavid Shah2018-06-171-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Updating copyrightsDavid Shah2018-06-171-1/+2
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Proper global promotionDavid Shah2018-06-161-0/+3
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Promote reset signalDavid Shah2018-06-161-0/+6
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* experiment: Simple heuristic-based placerDavid Shah2018-06-161-1/+1
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Pack RAMsDavid Shah2018-06-131-1/+8
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* ice40: Promote one clock to a global bufferDavid Shah2018-06-131-0/+6
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Simple IO buffer insertion, enable packer by defaultDavid Shah2018-06-131-0/+3
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Remove IO buffers when fed by SB_IODavid Shah2018-06-131-0/+3
| | | | Signed-off-by: David Shah <davey1576@gmail.com>
* Merge branch 'master' of gitlab.com:SymbioticEDA/nextpnrClifford Wolf2018-06-121-0/+5
|\
| * ice40: Start working on a packer, currently not testedDavid Shah2018-06-121-0/+5
| | | | | | | | Signed-off-by: David Shah <davey1576@gmail.com>
* | Add nextpnr namespaceClifford Wolf2018-06-121-0/+4
|/ | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* ice40: Adding cell utilities for packingDavid Shah2018-06-121-0/+54
Signed-off-by: David Shah <davey1576@gmail.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-03 01:05:36 +0000