Commit message (Collapse) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | Add ice40 geometry information | Clifford Wolf | 2018-06-06 | 1 | -1/+6 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Add ice40 --test mode | Clifford Wolf | 2018-06-06 | 1 | -0/+9 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Refactor Chip API and iCE40 database | Clifford Wolf | 2018-06-06 | 1 | -119/+231 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Add iCE40 blockram bels | Clifford Wolf | 2018-06-04 | 1 | -0/+84 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Replace GuiLine with GraphicElement | Clifford Wolf | 2018-06-04 | 1 | -7/+4 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Add iCE40 SB_IO bels | Clifford Wolf | 2018-06-03 | 1 | -2/+15 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Add ice40 ICESTORM_LC bels | Clifford Wolf | 2018-06-02 | 1 | -3/+22 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Use singular in type names (BelRange, WireIterator) | Clifford Wolf | 2018-06-02 | 1 | -18/+18 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Add DelayInfo struct | Clifford Wolf | 2018-05-29 | 1 | -2/+10 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Progress in chip.h API | Clifford Wolf | 2018-05-26 | 1 | -28/+110 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Progress in ice40 chipdb | Clifford Wolf | 2018-05-26 | 1 | -48/+115 | |
| | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | |||||
* | Start work on iCE40 chipdb | Clifford Wolf | 2018-05-26 | 1 | -0/+224 | |
Signed-off-by: Clifford Wolf <clifford@clifford.at> |