aboutsummaryrefslogtreecommitdiffstats
path: root/ice40
Commit message (Collapse)AuthorAgeFilesLines
...
| * | ice40: support PREGENERATED_BBA_PATHSean Cross2019-09-171-18/+31
| |/ | | | | | | | | | | | | Add support for pregenerating BBA files, to build on Windows and Darwin. Signed-off-by: Sean Cross <sean@xobs.io>
* | Merge pull request #330 from zeldin/bbaDavid Shah2019-09-191-5/+6
|\ \ | |/ |/| bba: Default to native endian in bbasm
| * CMake: Generate chipdbs in build tree when building out-of-treeMarcus Comstedt2019-09-151-3/+4
| | | | | | | | Signed-off-by: Marcus Comstedt <marcus@mc.pp.se>
| * bba: Require explicit endianness flag, and supply itMarcus Comstedt2019-09-151-2/+2
| | | | | | | | Signed-off-by: Marcus Comstedt <marcus@mc.pp.se>
* | python: Fix getWireBelPinsDavid Shah2019-09-152-0/+20
|/ | | | | | Fixes #327 Signed-off-by: David Shah <dave@ds0.me>
* Merge pull request #329 from YosysHQ/dave/net_aliasesDavid Shah2019-09-131-0/+5
|\ | | | | json: Add support for net aliases
| * json: Add support for net aliasesDavid Shah2019-09-131-0/+5
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | ice40: Move clock constraints across SB_IO and SB_GB_IODavid Shah2019-09-131-0/+20
|/ | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: Fix DSP cascade wiresDavid Shah2019-09-031-4/+9
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: Only warn about default package if there is no package argumentSylvain Munaut2019-08-101-3/+4
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* Add deprecation warning for default packagesDavid Shah2019-08-083-3/+5
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40/examples: Fix blinky.shDavid Shah2019-08-081-1/+1
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: Add better stats on LC packingDavid Shah2019-08-082-1/+15
| | | | Signed-off-by: David Shah <dave@ds0.me>
* ice40: Fix regressionDavid Shah2019-08-051-1/+3
| | | | Signed-off-by: David Shah <dave@ds0.me>
* Major Property improvements for common and iCE40David Shah2019-08-058-161/+169
| | | | Signed-off-by: David Shah <dave@ds0.me>
* Merge pull request #284 from YosysHQ/json_writeDavid Shah2019-07-035-98/+90
|\ | | | | Initial support for writing to json files from nextpnr.
| * clangformat runMiodrag Milanovic2019-06-253-27/+26
| |
| * Merge masterMiodrag Milanovic2019-06-258-4/+83
| |\
| * | enable lading of jsons and setting up contextMiodrag Milanovic2019-06-141-0/+2
| | |
| * | Use flags for each stepMiodrag Milanovic2019-06-142-3/+3
| | |
| * | restore arch info for ecp5Miodrag Milanovic2019-06-141-0/+3
| | |
| * | restore context from jsonMiodrag Milanovic2019-06-141-3/+43
| | |
| * | Load properties from json and propagate to context createMiodrag Milanovic2019-06-131-2/+2
| | |
| * | Save settings that we saved in projectMiodrag Milanovic2019-06-131-1/+1
| | |
| * | Remove concept of project and code connectedMiodrag Milanovic2019-06-131-76/+0
| | |
| * | Use properties for settings and save in jsonMiodrag Milanovic2019-06-121-1/+1
| | |
| * | Save top level attrs and store current stepMiodrag Milanovic2019-06-072-0/+3
| | |
| * | Add vcc and gnd nets and cells only if neededMiodrag Milanovic2019-06-071-5/+20
| | |
| * | CleanupMiodrag Milanovic2019-06-072-13/+0
| | |
| * | WIP saving/loading attributesMiodrag Milanovic2019-06-073-4/+23
| | |
| * | Revert "Do not add VCC if not used, loading json works"Miodrag Milanovic2019-06-021-6/+5
| | | | | | | | | | | | This reverts commit f1b3a14bc23ccee6acaf6bbe27827523dc13c111.
| * | Added support for attributes/properties typesMiodrag Milanovic2019-06-011-1/+1
| | |
| * | Do not add VCC if not used, loading json worksMiodrag Milanovic2019-05-311-5/+6
| | |
* | | Merge pull request #297 from whitequark/serialize-chipdbDavid Shah2019-06-271-21/+29
|\ \ \ | | | | | | | | Serialize chipdb generation by default
| * | | CMake: serialize chipdb generation by default.whitequark2019-06-261-2/+10
| | | | | | | | | | | | | | | | Fixes #296.
| * | | CMake: formatting. NFC.whitequark2019-06-261-21/+21
| | |/ | |/|
* | | Merge pull request #283 from tux3/warn_pcf_trailingDavid Shah2019-06-261-1/+4
|\ \ \ | |/ / |/| | ice40: Warn that trailing PCF settings are ignored
| * | ice40: Warn that trailing PCF settings are ignoredtux32019-05-311-1/+4
| |/
* | clangformatDavid Shah2019-06-243-6/+12
| | | | | | | | Signed-off-by: David Shah <dave@ds0.me>
* | ice40: add RGB_DRV/LED_DRV_CUR support for u4kSimon Schubert2019-06-108-4/+77
|/
* ice40: Add support for HFOSC trimmingSylvain Munaut2019-05-131-0/+5
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* Merge pull request #270 from smunaut/sb_io_conflictDavid Shah2019-04-172-2/+38
|\ | | | | SB IO conflict checks
| * ice40: Check for SB_IO shared wires conflicts in isValidBelForCellSylvain Munaut2019-04-171-0/+36
| | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
| * ice40: In assignCellInfo get PIN_TYPE/NEG_TRIGGER from params and not attrsSylvain Munaut2019-04-171-2/+2
| | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* | ice40: Only create padin gbuf for PLLs if global output actually usedSylvain Munaut2019-04-171-11/+38
| | | | | | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* | ice40: Take placed SB_GBs into account when placing PLLsSylvain Munaut2019-04-161-9/+55
|/ | | | | | | | | | | | | | | | Because the PLLs drive global networks, we need to account for already existing and placed SB_GBs when trying to place/pack them. Theses can be user instanciated SB_GBs with BEL attribute, or SB_GB_IOs that got converted during the IO packing. This patch assumes that: - If a PLL is used the output A global network is always used, even if there is no connection to the global output pin - If a PLL with a singe output is used, then the B output global network is still free to be used by whatever. Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40/pack: During IO packing, remove any unused input connectionSylvain Munaut2019-04-111-0/+13
| | | | | | | | | This is mostly for the benefit of PLL placement because the D_IN_x ports are used for other purposes when PLL is enabled so we need to make sure nothing is connected there already. (even an unused net is too much) Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* ice40: Don't constrain to a PLL bel that has already been usedDavid Shah2019-04-011-0/+2
| | | | | | Fixes #258 Signed-off-by: David Shah <dave@ds0.me>
* ice40: Add support for SB_I2C and SB_SPISylvain Munaut2019-03-255-1/+112
| | | | Signed-off-by: Sylvain Munaut <tnt@246tNt.com>
* Add --placer option and refactor placer selectionDavid Shah2019-03-243-6/+16
| | | | Signed-off-by: David Shah <dave@ds0.me>
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-05 07:07:16 +0000