aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/xilinx/abc_unmap.v
diff options
context:
space:
mode:
Diffstat (limited to 'techlibs/xilinx/abc_unmap.v')
-rw-r--r--techlibs/xilinx/abc_unmap.v4
1 files changed, 2 insertions, 2 deletions
diff --git a/techlibs/xilinx/abc_unmap.v b/techlibs/xilinx/abc_unmap.v
index 8700393ab..010041b73 100644
--- a/techlibs/xilinx/abc_unmap.v
+++ b/techlibs/xilinx/abc_unmap.v
@@ -27,10 +27,10 @@ module \$__ABC_LUT7 (input A, input [6:0] S, output Y);
assign Y = A;
endmodule
-(* techmap_celltype = "$__ABC_DSP48E1_MULT_AREG $__ABC_DSP48E1_MULT_BREG $__ABC_DSP48E1_MULT_CREG $__ABC_DSP48E1_MULT_MREG $__ABC_DSP48E1_MULT_PREG $__ABC_DSP48E1_MULT_DPORT_AREG $__ABC_DSP48E1_MULT_DPORT_BREG $__ABC_DSP48E1_MULT_DPORT_CREG $__ABC_DSP48E1_MULT_DPORT_DREG $__ABC_DSP48E1_MULT_DPORT_ADREG $__ABC_DSP48E1_MULT_DPORT_MREG $__ABC_DSP48E1_MULT_DPORT_PREG " *)
-module \$__ABC_DSP48E1_REG (input [47:0] I, output [47:0] O, output P, PCOUT);
+module \$__ABC_DSP48E1_REG (input [47:0] I, output [47:0] O, output Q);
assign O = I;
endmodule
+(* techmap_celltype = "$__ABC_DSP48E1_MULT_P_MUX $__ABC_DSP48E1_MULT_PCOUT_MUX $__ABC_DSP48E1_MULT_DPORT_P_MUX $__ABC_DSP48E1_MULT_DPORT_PCOUT_MUX $__ABC_DSP48E1_P_MUX $__ABC_DSP48E1_PCOUT_MUX" *)
module \$__ABC_DSP48E1_MUX (
input Aq, Bq, Cq, Dq, ADq, Mq,
input [47:0] P,