aboutsummaryrefslogtreecommitdiffstats
path: root/tests/ice40/latches.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/ice40/latches.ys')
-rw-r--r--tests/ice40/latches.ys12
1 files changed, 0 insertions, 12 deletions
diff --git a/tests/ice40/latches.ys b/tests/ice40/latches.ys
deleted file mode 100644
index 708734e44..000000000
--- a/tests/ice40/latches.ys
+++ /dev/null
@@ -1,12 +0,0 @@
-read_verilog latches.v
-
-proc
-flatten
-# Can't run any sort of equivalence check because latches are blown to LUTs
-#equiv_opt -async2sync -assert -map +/ice40/cells_sim.v synth_ice40 # equivalency check
-
-#design -load preopt
-synth_ice40
-cd top
-select -assert-count 4 t:SB_LUT4
-select -assert-none t:SB_LUT4 %% t:* %D