aboutsummaryrefslogtreecommitdiffstats
path: root/tests/xilinx/fsm.ys
diff options
context:
space:
mode:
Diffstat (limited to 'tests/xilinx/fsm.ys')
-rw-r--r--tests/xilinx/fsm.ys4
1 files changed, 2 insertions, 2 deletions
diff --git a/tests/xilinx/fsm.ys b/tests/xilinx/fsm.ys
index 3b73891c2..a9e94c2c0 100644
--- a/tests/xilinx/fsm.ys
+++ b/tests/xilinx/fsm.ys
@@ -1,10 +1,10 @@
read_verilog fsm.v
-hierarchy -top top
+hierarchy -top fsm
proc
flatten
equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
-cd top # Constrain all select calls below inside the top module
+cd fsm # Constrain all select calls below inside the top module
select -assert-count 1 t:BUFG
select -assert-count 5 t:FDRE