aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Added previousely missed functionsBenedikt Tutzer2018-08-211-1/+445
* Deleted duplicate DestructorBenedikt Tutzer2018-08-211-1/+0
* added some checks if python is enabled to make sure everything compiles if py...Benedikt Tutzer2018-08-205-7/+12
* Two passes are not allowed to have the same filenameBenedikt Tutzer2018-08-201-1/+1
* The share directory cannot be searched when used as a Python library, only in...Benedikt Tutzer2018-08-202-1/+8
* Python passes are now looked for in share/plugins and can be added by specify...Benedikt Tutzer2018-08-202-24/+5
* Fixed issue when using a python plugin in the yosys shellBenedikt Tutzer2018-08-203-4/+28
* Python Passes can now be added with the -m option or with the plugin command....Benedikt Tutzer2018-08-165-2/+160
* Added Wrappers for:Benedikt Tutzer2018-08-134-144/+2925
* Saving id and pointer to c++ object. Object is valid only if both id and poin...Benedikt Tutzer2018-08-011-8/+29
* Setup is called automatically when the module is loaded, shutdown when python...Benedikt Tutzer2018-08-011-16/+19
* Cleaned up commentsBenedikt Tutzer2018-08-011-9/+3
* removed unused library and already present compiler flagBenedikt Tutzer2018-08-011-3/+3
* Added Monitor class that can monitor all changes in a Design or in a ModuleBenedikt Tutzer2018-07-101-0/+119
* added destructors for wires and cellsBenedikt Tutzer2018-07-102-1/+16
* removed debug outputBenedikt Tutzer2018-07-091-1/+0
* commands can now be run on arbitrary designs, not only on the active oneBenedikt Tutzer2018-07-091-0/+10
* multiple designs can now exist independent from each other. Cells/Wires/Modul...Benedikt Tutzer2018-07-093-45/+118
* Introduced namespace and removed class-prefixes to increase readabilityBenedikt Tutzer2018-06-281-163/+165
* changed references from hash-ids to IdString namesBenedikt Tutzer2018-06-281-64/+32
* added wrappers for Design, Modules, Cells and WiresBenedikt Tutzer2018-06-252-0/+245
* added ENABLE_PYTHON option in build environmentBenedikt Tutzer2018-06-221-1/+10
* Add simplified "read" command, enable extnets in implicit Verific importClifford Wolf2018-06-211-0/+84
* Merge branch 'master' of github.com:YosysHQ/yosysClifford Wolf2018-06-201-1/+1
|\
| * Merge pull request #572 from q3k/q3k/fix-protobuf-buildClifford Wolf2018-06-201-1/+1
| |\
| | * Fix protobuf buildSergiusz Bazanski2018-06-201-1/+1
| |/
* / Add automatic verific import in hierarchy commandClifford Wolf2018-06-203-1/+75
|/
* Merge pull request #571 from q3k/q3k/protobuf-backendClifford Wolf2018-06-195-0/+560
|\
| * Add Protobuf backendSerge Bazanski2018-06-195-0/+560
* | Be slightly less aggressive in "deminout" passClifford Wolf2018-06-191-4/+28
* | Merge pull request #570 from edcote/patch-4Clifford Wolf2018-06-191-4/+4
|\ \ | |/ |/|
| * Include module name for area summary statsEdmond Cote2018-06-181-4/+4
|/
* Bugfix in liberty parser (as suggested by aiju in #569)Clifford Wolf2018-06-151-1/+1
* Add "synth_ice40 -json"Clifford Wolf2018-06-131-9/+22
* Fix ice40_opt for cases where a port is connected to a signal with width != 1Clifford Wolf2018-06-111-9/+25
* Merge pull request #561 from udif/pr_skip_typoClifford Wolf2018-06-061-1/+1
|\
| * Fixed typo (sikp -> skip)Udi Finkelstein2018-06-051-1/+1
|/
* Add (* gclk *) attribute supportClifford Wolf2018-06-014-1/+23
* Add setundef -anyseq / -anyconst support to -undriven modeClifford Wolf2018-06-011-3/+11
* Add "setundef -anyconst"Clifford Wolf2018-06-011-20/+41
* Bugfix in handling of array instances with empty portsClifford Wolf2018-05-311-1/+1
* Update examples/cmos/counter.ys to use "synth" commandClifford Wolf2018-05-301-5/+5
* Make -nordff the default in "prep"Clifford Wolf2018-05-301-9/+13
* Update ABC to git rev 6df1396Clifford Wolf2018-05-301-1/+1
* Disable memory_dff for initialized FFsClifford Wolf2018-05-281-1/+19
* Add some cleanup code to memory_nordffClifford Wolf2018-05-281-26/+36
* Add comment to VIPER #13453 work-aroundClifford Wolf2018-05-281-0/+1
* Fix Verific handling of single-bit anyseq/anyconst wiresClifford Wolf2018-05-251-2/+4
* Fix VerificClocking for cases where Verific generates chains of PRIM_SVA_POSEDGEClifford Wolf2018-05-241-1/+1
* Fix verific handling of anyconst/anyseq attributesClifford Wolf2018-05-242-16/+28
generated by cgit v1.2.3 (git 2.25.1) at 2025-08-05 05:52:30 +0000