iCE40/yosys - [no description]

	Commit message (Expand)	Author	Age	Files	Lines
...
* \| \|	abc: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-25/+6
* \| \|	dffinit: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-41/+7
* \| \|	zinit: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	2	-45/+13
* \| \|	dfflegalize: Refactor to use FfInitVals.	Marcelina Kościelnicka	2020-07-24	1	-80/+25
* \| \|	clk2fflogic: Support all FF types.	Marcelina Kościelnicka	2020-07-24	20	-324/+245
* \| \|	satgen: Add support for dffe, sdff, sdffe, sdffce cells.	Marcelina Kościelnicka	2020-07-24	4	-6/+88
\|/ /
* \|	Add utility module for representing flip-flops.	Marcelina Kościelnicka	2020-07-23	2	-0/+441
* \|	memory_dff: recognize more dff cells	Marcelina Kościelnicka	2020-07-23	1	-11/+112
* \|	Add utility module for dealing with init attributes.	Marcelina Kościelnicka	2020-07-23	2	-0/+147
* \|	Merge pull request #2285 from YosysHQ/mwk/techmap-cellname	clairexen	2020-07-23	4	-1/+50
\|\ \
\| * \|	techmap: Add _TECHMAP_CELLNAME_ special parameter.	Marcelina Kościelnicka	2020-07-21	4	-1/+50
* \| \|	Merge pull request #2294 from Ravenslofty/intel_alm_timings	clairexen	2020-07-23	5	-78/+95
\|\ \ \
\| * \| \|	intel_alm: add additional ABC9 timings	Dan Ravensloft	2020-07-23	5	-78/+95
\| \| \|/ \| \|/\|
* \| \|	Remove EXPLICIT_CARRY logic.	Keith Rothman	2020-07-23	3	-150/+2
\| \|/ \|/\|
* \|	Merge pull request #2215 from boqwxp/qbfsat-solver-options	clairexen	2020-07-21	4	-4/+45
\|\ \
\| * \|	smtio: Emit `mode: start` options before `set-logic` command and any other op...	Alberto Gonzalez	2020-07-20	1	-1/+8
\| * \|	smtio: Add support for parsing `yosys-smt2-solver-option` info statements.	Alberto Gonzalez	2020-07-20	1	-3/+10
\| * \|	qbfsat: Add `-solver-option` option.	Alberto Gonzalez	2020-07-20	2	-1/+15
\| * \|	smt2: Add `-solver-option` option.	Alberto Gonzalez	2020-07-20	1	-0/+13
\|/ /
* \|	Merge pull request #2282 from YosysHQ/claire/satunsat	clairexen	2020-07-20	2	-4/+4
\|\ \
\| * \|	Only allow "sat" and "unsat" smt solver responses in yosys-smtbmc	Claire Wolf	2020-07-20	2	-4/+4
* \| \|	celltypes: Fix EN port name for some FF types.	Marcelina Kościelnicka	2020-07-20	1	-4/+4
\|/ /
* \|	Merge pull request #2276 from YosysHQ/mwk/satgen-cc	clairexen	2020-07-20	3	-1166/+1190
\|\ \ \| \|/ \|/\|
\| *	satgen: Move importCell out of the header.	Marcelina Kościelnicka	2020-07-19	3	-1166/+1190
\|/
*	Merge pull request #2275 from YosysHQ/mwk/sf2-clkint-fix	Miodrag Milanović	2020-07-17	1	-2/+6
\|\
\| *	sf2: Emit CLKINT even if -clkbuf not passed	Marcelina Kościelnicka	2020-07-17	1	-2/+6
\|/
*	Merge pull request #2274 from YosysHQ/mwk/anlogic-ff-fix	Miodrag Milanović	2020-07-17	1	-12/+12
\|\
\| *	anlogic: Fix FF mapping.	Marcelina Kościelnicka	2020-07-17	1	-12/+12
* \|	Merge pull request #2229 from Ravenslofty/sf2_remove_sf2_iobs	clairexen	2020-07-16	4	-214/+135
\|\ \
\| * \|	sf2: replace sf2_iobs with {clkbuf,iopad}map	Dan Ravensloft	2020-07-09	4	-214/+135
* \| \|	Merge pull request #2273 from whitequark/write-verilog-always-star-initial	clairexen	2020-07-16	1	-0/+5
\|\ \ \ \| \|_\|/ \|/\| \|
\| * \|	verilog_backend: in non-SV mode, add a trigger for `always @*`.	whitequark	2020-07-16	1	-0/+5
* \| \|	Merge pull request #2272 from whitequark/write-verilog-sv	clairexen	2020-07-16	2	-11/+20
\|\\| \|
\| * \|	verilog_backend: add `-sv` option, make `-o <filename>.sv` work.	whitequark	2020-07-16	2	-11/+20
* \| \|	Merge pull request #2238 from YosysHQ/mwk/dfflegalize-anlogic	Miodrag Milanović	2020-07-16	4	-62/+49
\|\ \ \
\| * \| \|	anlogic: Use dfflegalize.	Marcelina Kościelnicka	2020-07-14	4	-62/+49
* \| \| \|	Merge pull request #2226 from YosysHQ/mwk/nuke-efinix-gbuf	Miodrag Milanović	2020-07-16	5	-122/+11
\|\ \ \ \
\| * \| \| \|	efinix: Nuke efinix_gbuf in favor of clkbufmap.	Marcelina Kościelnicka	2020-07-04	5	-122/+11
* \| \| \| \|	Merge pull request #2270 from whitequark/cxxrtl-fix-typo	whitequark	2020-07-16	1	-1/+1
\|\ \ \ \ \
\| * \| \| \| \|	cxxrtl: fix typo. NFC.	whitequark	2020-07-14	1	-1/+1
\| \| \|_\|/ / \| \|/\| \| \|
* \| \| \| \|	Merge pull request #2269 from YosysHQ/claire/bisonwall	whitequark	2020-07-15	2	-64/+57
\|\ \ \ \ \
\| * \| \| \| \|	Treat all bison warnings as errors in verilog front-end	Claire Wolf	2020-07-15	1	-1/+1
\| * \| \| \| \|	Use %precedence in verilog_parser.y	Claire Wolf	2020-07-15	1	-4/+4
\| * \| \| \| \|	Fix bison warnings for missing %empty	Claire Wolf	2020-07-15	1	-59/+52
\| * \| \| \| \|	Run bison with -Wall for verilog front-end	Claire Wolf	2020-07-15	1	-1/+1
\|/ / / / /
* \| \| \| \|	Merge pull request #2257 from antmicro/fix-conflicts	clairexen	2020-07-15	5	-9/+59
\|\ \ \ \ \
\| * \| \| \| \|	Add missing semicolons	Kamil Rakoczy	2020-07-15	1	-5/+5
\| * \| \| \| \|	Fix S/R conflicts	Kamil Rakoczy	2020-07-10	1	-1/+2
\| * \| \| \| \|	Fix R/R conflicts	Kamil Rakoczy	2020-07-10	1	-10/+1
\| * \| \| \| \|	Revert "Revert PRs #2203 and #2244."	Kamil Rakoczy	2020-07-10	5	-10/+68