aboutsummaryrefslogtreecommitdiffstats
path: root/backends/aiger
Commit message (Collapse)AuthorAgeFilesLines
...
* | | Fix "write_xaiger", and to write each box contents into holesEddie Hung2019-05-251-39/+62
| | |
* | | Pad all boxes so that all input/output connections specifiedEddie Hung2019-05-211-22/+67
| | |
* | | Remove topo sort no-loop assertion, with testEddie Hung2019-04-241-13/+0
| | |
* | | Fix abc9 with (* keep *) wiresEddie Hung2019-04-231-6/+14
|/ /
* | Temporarily remove 'r' extensionEddie Hung2019-04-221-77/+7
| |
* | Allow POs to be PIs in XAIGEddie Hung2019-04-221-7/+4
| |
* | Fixes for simple_abc9 testsEddie Hung2019-04-191-4/+8
| |
* | Do not assume inst_module is always presentEddie Hung2019-04-191-12/+9
| |
* | ignore_boxes -> holes_modeEddie Hung2019-04-191-6/+5
| |
* | Add flop support for write_xaigerEddie Hung2019-04-181-11/+83
| |
* | SpellingEddie Hung2019-04-181-1/+1
| |
* | Use new -wb flag for ABC flowEddie Hung2019-04-181-29/+31
| |
* | Fix $anyseq warning and cleanupEddie Hung2019-04-171-16/+7
| |
* | Cope with inout portsEddie Hung2019-04-171-1/+15
| |
* | Stop topological sort at abc_flop_qEddie Hung2019-04-171-7/+13
| |
* | Remove init* from xaiger, also topo-sort cells for box flowEddie Hung2019-04-171-95/+157
| |
* | OptimiseEddie Hung2019-04-161-4/+3
| |
* | CIs before PIs; also sort each cell's connections before iteratingEddie Hung2019-04-161-5/+7
| |
* | Port from xc7mux branchEddie Hung2019-04-161-37/+109
| |
* | Output __const0__ and __const1__ CIsEddie Hung2019-04-121-7/+10
| |
* | ci_bits and co_bits now a list, order is important for ABCEddie Hung2019-04-121-24/+34
| |
* | WIPEddie Hung2019-04-121-14/+68
| |
* | Add non-input bits driven by unrecognised cells as ci_bitsEddie Hung2019-04-101-1/+1
| |
* | write_xaiger to behave for undriven/unused inoutsEddie Hung2019-02-261-23/+25
| |
* | write_xaiger duplicate inout port into out port with $inout.out suffixEddie Hung2019-02-251-3/+26
| |
* | Cleanup abc9 codeEddie Hung2019-02-251-13/+8
| |
* | write_xaiger to write __dummy_o__ for -symbols tooEddie Hung2019-02-211-12/+11
| |
* | Add attributionEddie Hung2019-02-211-0/+1
| |
* | write_xaiger to use original bit for co, not sigmap()-ed bitEddie Hung2019-02-211-3/+6
| |
* | Remove swap fileEddie Hung2019-02-201-0/+0
| |
* | write_aiger: fix CI/CO and symbolsEddie Hung2019-02-202-7/+13
| |
* | write_xaiger to not write latches, CO/PO fixesEddie Hung2019-02-201-17/+26
| |
* | CleanupEddie Hung2019-02-161-4/+5
| |
* | CleanupEddie Hung2019-02-161-2/+1
| |
* | write_xaiger to support non-bit cell connections, and cope with COs for -OEddie Hung2019-02-161-13/+15
| |
* | write_aiger -O to write dummy output as __dummy_o__Eddie Hung2019-02-161-2/+5
| |
* | Tidy up write_xaigerEddie Hung2019-02-161-8/+6
| |
* | write_aiger() to perform CI/CO post-processing and fix symbolsEddie Hung2019-02-161-7/+17
| |
* | Fixes needed for DFF circuitsEddie Hung2019-02-151-4/+3
| |
* | write_xaiger to cope with unknown cells by transforming them to CI/COEddie Hung2019-02-151-6/+44
| |
* | More cleanupEddie Hung2019-02-141-15/+6
| |
* | More cleanup of write_xaigerEddie Hung2019-02-141-73/+1
| |
* | Get rid of formal stuff from xaiger backendEddie Hung2019-02-141-58/+0
| |
* | Add write_xaigerEddie Hung2019-02-112-21/+11
| |
* | Copy backends/aiger/aiger.cc to xaiger.ccEddie Hung2019-02-081-0/+788
|/
* Add "write_aiger -I -O -B"Clifford Wolf2018-11-121-2/+36
| | | | Signed-off-by: Clifford Wolf <clifford@clifford.at>
* Consistent use of 'override' for virtual methods in derived classes.Henner Zeller2018-07-201-2/+2
| | | | | | | | | o Not all derived methods were marked 'override', but it is a great feature of C++11 that we should make use of. o While at it: touched header files got a -*- c++ -*- for emacs to provide support for that language. o use YS_OVERRIDE for all override keywords (though we should probably use the plain keyword going forward now that C++11 is established)
* Fix generation of multiple outputs for same AIG node in write_aigerClifford Wolf2017-07-051-13/+30
|
* Include output ports with constant driver in AIGER outputClifford Wolf2017-07-031-2/+18
|
* Fix AIGER back-end for multiple symbols per input/latch/output/propertyClifford Wolf2017-05-301-8/+20
|